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Abstract
The Verification methodology of modern processor designs is an enormous challenge. As pro-
cessor design complexity increases, an elaborate and sophisticated verification environment has
to be employed to identify, assist in debug, and document design bugs. This paper presents
a configurable verification environment for RISC processors. The verification environment is
developed in SystemVerilog, an IEEE standard that bridges the gap between design and verifica-
tion by delivering a single language and environment for both. The verification environment will
validate the performance of the RISC processors with a micro-architectural model developed
in SystemC. The system also comprises of an intelligent Instruction Generator that generates
random sequences of instructions. All verification system components are configured using a
common RISC processor architecture configuration control file.
Contents
Contents v
List of Figures ix
List of Tables xiv
Forward xv
1 Introduction 1
1.1 Research Goals . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
1.2 Contributions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
1.3 Organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
2 Bibliographical Research 6
3 Verification Environment 14
3.1 Random Instruction Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
3.2 Reconfigurable Reference Model . . . . . . . . . . . . . . . . . . . . . . . . . . 16
3.3 Test bench . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
4 Processor Architecture 19
Contents vi
4.1 Processor Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
4.2 Register file (RF) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
4.3 Memory Unit (MU) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
4.4 Functional Unit (FU) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
4.5 I/O Peripheral Unit (IOPU) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
4.6 Processor Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
4.6.1 Data Manipulation Instructions . . . . . . . . . . . . . . . . . . . . . . . 23
4.6.2 Data Transfer Instructions . . . . . . . . . . . . . . . . . . . . . . . . . 24
4.6.3 Flow control Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . 25
4.6.4 Pipeline Theory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
5 Configuration File Specifications 32
6 Test Methodology 36
6.1 Test Bench Generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
6.2 Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
6.3 Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
6.4 Environment & Compilation Unit . . . . . . . . . . . . . . . . . . . . . . . . . 40
6.5 Test Case . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
6.6 Test Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
6.7 Testing Harvard Processors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
6.8 Testing Von Neumann Processors . . . . . . . . . . . . . . . . . . . . . . . . . . 44
7 Result and Discussion 45
7.1 Modes of operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
7.2 Test Simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Contents vii
7.2.1 Tests before SR correction (T1) . . . . . . . . . . . . . . . . . . . . . . 47
7.2.2 Tests after SR correction (T2) . . . . . . . . . . . . . . . . . . . . . . . 57
8 Conclusion 67
8.1 Future Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69
References 71
I RISC Processor Instructions 75
I.1 Data Manipulation Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
I.2 Data Transfer Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
I.3 Flow Control Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
II Configuration File 95
III List of Processors 101
III.1 Processors tested . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101
III.2 Flags affected . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102
IV Resultant graphs 103
IV.1 Processor axt . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103
IV.2 Processor dnm . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119
IV.3 Processor tfl . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135
IV.4 Processor sxs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 151
IV.5 Processor vxk . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 167
V Source Code 183
V.1 Test bench generator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183
Contents viii
V.2 Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 264
V.3 Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 268
V.4 Environment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 275
V.5 Compilation Unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 276
V.6 Test case . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 278
V.7 Test . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 279
List of Figures
3.1 Verification Environment System Block Diagram . . . . . . . . . . . . . . . . . 15
4.1 Data path block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
4.2 Memory organization for (a) Von Neumann and (b) Harvard processors . . . . . 22
4.3 Instruction word format for manipulation instructions (a) 12-bit and (b) 14-bit
processor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
4.4 Instruction word format for data transfer instructions (a) 12-bit and (b) 14-bit
processor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
4.5 Instruction word format for JUMP and CALL (a) 12-bit and (b) 14-bit processor 25
4.6 Instruction word format for RET (a) 12-bit and (b) 14-bit processor . . . . . . . . 26
4.7 Sample Program file to demonstrate pipeline implementation . . . . . . . . . . . 29
4.8 Pipeline stages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
6.1 Test bench components . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
6.2 Command to generate test bench . . . . . . . . . . . . . . . . . . . . . . . . . . 38
6.3 Interface extending into DUT and test bench . . . . . . . . . . . . . . . . . . . . 39
7.1 Instruction and Error count for test T1 (mode A) on processor nxp . . . . . . . . 49
7.2 Classification of Errors found in processor nxp while executing test T1 (mode A) . 50
List of Figures x
7.3 Instruction and Error count for test T1 (mode M) on processor nxp . . . . . . . . 51
7.4 Classification of Errors found in processor nxp while executing test T1 (mode M) 52
7.5 Instruction and Error count for test T1 (mode MB) on processor nxp . . . . . . . 53
7.6 Classification of Errors found in processor nxp while executing test T1 (mode MB) 54
7.7 Instruction and Error count for test T1 (mode MD) on processor nxp . . . . . . . 55
7.8 Classification of Errors found in processor nxp while executing test T1 (mode MD) 56
7.9 Instruction and Error count for test T2 (mode A) on processor nxp . . . . . . . . 58
7.10 Classification of Errors found in processor nxp while executing test T2 (mode A) . 59
7.11 Instruction and Error count for test T2 (mode M) on processor nxp . . . . . . . . 60
7.12 Classification of Errors found in processor nxp while executing test T2 (mode M) 61
7.13 Instruction and Error count for test T2 (mode MB) on processor nxp . . . . . . . 62
7.14 Classification of Errors found in processor nxp while executing test T2 (mode MB) 63
7.15 Instruction and Error count for test T2 (mode MD) on processor nxp . . . . . . . 64
7.16 Classification of Errors found in processor nxp while executing test T2 (mode MD) 65
IV.1 Instruction and Error count for test T1 (mode A) on processor axt . . . . . . . . . 103
IV.2 Classification of Errors found in processor axt while executing test T1 (mode A) . 104
IV.3 Instruction and Error count for test T1 (mode M) on processor axt . . . . . . . . 105
IV.4 Classification of Errors found in processor axt while executing test T1 (mode M) 106
IV.5 Instruction and Error count for test T1 (mode MB) on processor axt . . . . . . . 107
IV.6 Classification of Errors found in processor axt while executing test T1 (mode MB) 108
IV.7 Instruction and Error count for test T1 (mode MD) on processor axt . . . . . . . 109
IV.8 Classification of Errors found in processor axt while executing test T1 (mode MD)110
IV.9 Instruction and Error count for test T2 (mode A) on processor axt . . . . . . . . . 111
IV.10Classification of Errors found in processor axt while executing test T2 (mode A) . 112
List of Figures xi
IV.11 Instruction and Error count for test T2 (mode M) on processor axt . . . . . . . . 113
IV.12Classification of Errors found in processor axt while executing test T2 (mode M) 114
IV.13 Instruction and Error count for test T2 (mode MB) on processor axt . . . . . . . 115
IV.14Classification of Errors found in processor axt while executing test T2 (mode MB) 116
IV.15 Instruction and Error count for test T2 (mode MD) on processor axt . . . . . . . 117
IV.16Classification of Errors found in processor axt while executing test T2 (mode MD)118
IV.17 Instruction and Error count for test T1 (mode A) on processor dnm . . . . . . . . 119
IV.18Classification of Errors found in processor dnm while executing test T1 (mode A) 120
IV.19 Instruction and Error count for test T1 (mode M) on processor dnm . . . . . . . . 121
IV.20Classification of Errors found in processor dnm while executing test T1 (mode M) 122
IV.21 Instruction and Error count for test T1 (mode MB) on processor dnm . . . . . . . 123
IV.22Classification of Errors found in processor dnm while executing test T1 (mode
MB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124
IV.23 Instruction and Error count for test T1 (mode MD) on processor dnm . . . . . . . 125
IV.24Classification of Errors found in processor dnm while executing test T1 (mode
MD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126
IV.25 Instruction and Error count for test T2 (mode A) on processor dnm . . . . . . . . 127
IV.26Classification of Errors found in processor dnm while executing test T2 (mode A) 128
IV.27 Instruction and Error count for test T2 (mode M) on processor dnm . . . . . . . . 129
IV.28Classification of Errors found in processor dnm while executing test T2 (mode M) 130
IV.29 Instruction and Error count for test T2 (mode MB) on processor dnm . . . . . . . 131
IV.30Classification of Errors found in processor dnm while executing test T2 (mode
MB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132
IV.31 Instruction and Error count for test T2 (mode MD) on processor dnm . . . . . . . 133
List of Figures xii
IV.32Classification of Errors found in processor dnm while executing test T2 (mode
MD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 134
IV.33 Instruction and Error count for test T1 (mode A) on processor tfl . . . . . . . . . 135
IV.34Classification of Errors found in processor tfl while executing test T1 (mode A) . 136
IV.35 Instruction and Error count for test T1 (mode M) on processor tfl . . . . . . . . . 137
IV.36Classification of Errors found in processor tfl while executing test T1 (mode M) . 138
IV.37 Instruction and Error count for test T1 (mode MB) on processor tfl . . . . . . . . 139
IV.38Classification of Errors found in processor tfl while executing test T1 (mode MB) 140
IV.39 Instruction and Error count for test T1 (mode MD) on processor tfl . . . . . . . . 141
IV.40Classification of Errors found in processor tfl while executing test T1 (mode MD) 142
IV.41 Instruction and Error count for test T2 (mode A) on processor tfl . . . . . . . . . 143
IV.42Classification of Errors found in processor tfl while executing test T2 (mode A) . 144
IV.43 Instruction and Error count for test T2 (mode M) on processor tfl . . . . . . . . . 145
IV.44Classification of Errors found in processor tfl while executing test T2 (mode M) . 146
IV.45 Instruction and Error count for test T2 (mode MB) on processor tfl . . . . . . . . 147
IV.46Classification of Errors found in processor tfl while executing test T2 (mode MB) 148
IV.47 Instruction and Error count for test T2 (mode MD) on processor tfl . . . . . . . . 149
IV.48Classification of Errors found in processor tfl while executing test T2 (mode MD) 150
IV.49 Instruction and Error count for test T1 (mode A) on processor sxs . . . . . . . . . 151
IV.50Classification of Errors found in processor sxs while executing test T1 (mode A) . 152
IV.51 Instruction and Error count for test T1 (mode M) on processor sxs . . . . . . . . 153
IV.52Classification of Errors found in processor sxs while executing test T1 (mode M) 154
IV.53 Instruction and Error count for test T1 (mode MB) on processor sxs . . . . . . . 155
IV.54Classification of Errors found in processor sxs while executing test T1 (mode MB) 156
IV.55 Instruction and Error count for test T1 (mode MD) on processor sxs . . . . . . . 157
List of Figures xiii
IV.56Classification of Errors found in processor sxs while executing test T1 (mode MD) 158
IV.57 Instruction and Error count for test T2 (mode A) on processor sxs . . . . . . . . . 159
IV.58Classification of Errors found in processor sxs while executing test T2 (mode A) . 160
IV.59 Instruction and Error count for test T2 (mode M) on processor sxs . . . . . . . . 161
IV.60Classification of Errors found in processor sxs while executing test T2 (mode M) 162
IV.61 Instruction and Error count for test T2 (mode MB) on processor sxs . . . . . . . 163
IV.62Classification of Errors found in processor sxs while executing test T2 (mode MB) 164
IV.63 Instruction and Error count for test T2 (mode MD) on processor sxs . . . . . . . 165
IV.64Classification of Errors found in processor sxs while executing test T2 (mode MD) 166
IV.65 Instruction and Error count for test T1 (mode A) on processor vxk . . . . . . . . 167
IV.66Classification of Errors found in processor vxk while executing test T1 (mode A) 168
IV.67 Instruction and Error count for test T1 (mode M) on processor vxk . . . . . . . . 169
IV.68Classification of Errors found in processor vxk while executing test T1 (mode M) 170
IV.69 Instruction and Error count for test T1 (mode MB) on processor vxk . . . . . . . 171
IV.70Classification of Errors found in processor vxk while executing test T1 (mode MB)172
IV.71 Instruction and Error count for test T1 (mode MD) on processor vxk . . . . . . . 173
IV.72Classification of Errors found in processor vxk while executing test T1 (mode MD)174
IV.73 Instruction and Error count for test T2 (mode A) on processor vxk . . . . . . . . 175
IV.74Classification of Errors found in processor vxk while executing test T2 (mode A) 176
IV.75 Instruction and Error count for test T2 (mode M) on processor vxk . . . . . . . . 177
IV.76Classification of Errors found in processor vxk while executing test T2 (mode M) 178
IV.77 Instruction and Error count for test T2 (mode MB) on processor vxk . . . . . . . 179
IV.78Classification of Errors found in processor vxk while executing test T2 (mode MB)180
IV.79 Instruction and Error count for test T2 (mode MD) on processor vxk . . . . . . . 181
IV.80Classification of Errors found in processor vxk while executing test T2 (mode MD)182
List of Tables
7.1 Classification of Errors found in processor nxp while executing test T1 (mode A) . 66
I.1 Data Manipulation Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
I.2 Data Transfer Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
I.3 Flow Control Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Forward
The paper describes a configurable RISC processor test bench and verification environment gen-
erator developed as part of a larger Graduate Research project called Project Heliosphere. The
overarching goal of Project Heliosphere is to develop a robust, configurable, verification and
validation environment to further the study of various RISC processor architectures. The ini-
tial phase of this project was undertaken by Krunal Mange (configurable RISC processor ran-
dom instruction generator), Namratha Pashupathy Manjula Devi (configurable RISC processor
test bench and verification environment generator), and Thiago Pinheiro Felix da Silva e Lima
(configurable RISC processor model). Indeed I am proud, and humbled by the research work






The Verilog Hardware Description Language (HDL) originated at Gateway Design Automation
in 1985. With the success of Verilog, Gateway Design Automation was acquired by the Cadence
Design Systems in 1989. Through the late 90s, the Verilog Hardware Description Language
became the popular HDL used to describe hardware for simulation and synthesis [1]. The first
two versions of Verilog, released in 1995 and 2001, were subsequently standardized by the IEEE
and had only simple features for creating tests. As design complexity grew, verification issues
arose and commercial hardware verification languages like OpenVera and e were created. As an
open language, SystemVerilog was started by Accellera and was adopted as an IEEE standard in
2005.
The unification of design and verification tools has given rise to SystemVerilog, a Hardware
Description and Verification Language (HDVL) that combines features of HDL such as Verilog
and VHDL with features from Hardware Verification Languages, together with features from
C and C++. This has led to the improvement in communication between the design and the
verification engineers aiding the verification process as the design, verification components, and
assertion constructs are all present in the same environment. Traditional direct testing method can
2be used to exploit verification environment features given adequate time and resources. However,
as the design complexity grows, the time required to verify the design considering all possible
input combinations increases and reaching 100% coverage for all the tests could be a laborious
process. As an alternative, random tests are adopted for thoroughly exercising complex designs.
A key concept of any modern verification methodology is the layered test bench [1]. Al-
though it can take a considerable amount of time to build a layered test-bench, it helps in divid-
ing the task into smaller sections that can be developed independently. Functional Verification
is developed starting with a verification plan which is derived from the hardware specifications
and system requirements, and contains a description of what aspects of the design has to verified
and what techniques has to be used. The next main task is to create constrained random tests
by generating stimulus specific to a test in the verification plan. Functional coverage measures
the success of all the tests in the verification plan and helps in evaluating the performance of the
design by reporting the percentage of possible stimuli tested.
To satisfy high computational needs, modern processors are made faster, more flexible, and
are designed to deliver high performance. The quests for higher performance have produced
complex processor designs and elaborate verification methodologies. Random stimulus is essen-
tial for complex designs. Although there may be a significant delay before the first test can be
run, random testing proves to be a better preference as satisfactory coverage is obtained much
faster than in a direct test. Every random test shares a common verification environment resulting
in a single constrained-random test bench that finds bugs faster than many directed tests.
In the proposed project, a configurable verification environment is developed that is used
for the validation of the range of RISC processors with variable instruction set architectures as
provided in one of the digital systems classes in RIT. The verification environment will vali-
date the operation of the RISC processors with a micro-architecture model of a RISC processor
implemented in SystemC. The verification environment will provide all the necessary control
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and monitoring environment, including trace buffers, to validate cycle by cycle operation of the
RISC processor and aid in debug in case of failures. The system also comprises of an intelligent
instruction generator which generates random instruction sequences. All verification system
components are configured using a common RISC processor architecture configuration control
file.
1.1 Research Goals
The goal of this research framework is to build a fully viable test bench that validates the RISC
processors with the help of the Model and the random Instruction Generator. The goal is achieved
with the following objectives:
• To understand the system requirements, the processor architecture, to lay a foundation for
the test bench components and to establish a connection between the test components and
processor designs.
• To analyze the timing relations between the model and processor for the true comparison
of results.
• To develop a system to collect the comparison results and represent them graphically.
A total of eight different processor designs are being testing in this work. The design specifica-
tions vary for every processor and they are broadly classified based on their instruction word and
processor architecture. There are 12-bit/14-bit processors with Harvard/Von Neumann processor
architectures. Two processors, a 12-bit Von Neumann and a 14-bit Harvard are picked from this
set and all the significant errors in the implementation of instructions are detected and corrected
to provide a standard for the rest of the processors.
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1.2 Contributions
The major contributions to the project Heliosphere are as below:
1. A modular test bench is built by developing the test components like driver, interface, etc.
in SystemVerilog.
2. Once the test bench framework is established, the test bench components for every proces-
sor are generated by the test bench generator written in Perl.
3. All the errors pertaining to the chosen two processors are detected and corrected which
consists of implementation errors, register/flag assignment errors and dependency hazards.
4. The result for all the tests of a processor is gathered in a log file and the log file is worked
on to derive essential information like the number of times an error occurred and the reason
for the occurrence of errors. This information is graphically represented in the form of bar
charts for all the processors.
1.3 Organization
The structure of the thesis is as follows:
• Chapter 2: This chapter consists majorly of articles/journals/books that are referred to
provide a foundation for building a layered test bench. It also discusses some of the new
methodologies and techniques for processor verification.
• Chapter 3: This chapter briefly describes the system architecture, the components and their
connection.
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• Chapter 4: The processor architecture, data path, theory of operation and processor pipelin-
ing are discussed in detail in this chapter.
• Chapter 5: This chapter outlines the structure of a configuration file and briefly describes
the parameters used in the file.
• Chapter 6: The test methodology, test bench components and the testing of Harvard and
Von Neumann processors are discussed in this chapter.
• Chapter 7: This chapter comprises of the resultant graphs and findings from the tests.
• Chapter 8: The conclusion and possible future work are briefly discussed in this chapter.
Chapter 2
Bibliographical Research
Verification is a major obstacle in creating the final product and it is the most important com-
ponent of timely market release and success [2]. The main goal of verification is to make sure
that the design meets the functional requirements as specified in the specification. There are
different varieties of verification methodology options available within the industry [3]. Several
articles, journals and books are researched to explore various verification methodologies and to
determine the current state of knowledge of the topic under discussion- Verification of RISC pro-
cessors. Many of them are used as references in this work as they provide ideas and techniques
to create and build an efficient environment for processor verification.
[1] is one such reference material which is used extensively throughout the project. It de-
scribes the basic language constructs, features and use in detail. It includes several techniques
and examples on how to build a basic layered test bench using Object Oriented Programming
(OOP). SystemVerilog incorporates OOP, dynamic threads, and interprocess communication [1].
This is evident in the instantiation of several classes, interface in the high level test module
which contains the DUT instantiation. SystemVerilog uses verification constructs, such as pro-
gram blocks, interfaces, and clocking blocks to build a test bench and connect it with the DUT
7[1]. The SystemVerilog has constrained-random stimulus generation where the user can pick the
format of stimulus to be sent to DUT. This work of stimulus generation is done by the Instruc-
tion Generator as a part of another work in Perl as the stimulus is more design specific. This
book elaborates on all the features of SystemVerilog language and allows the user to create test
benches at higher level of abstraction than achieved with any HDL or a programming language
such as C [1].
The verification process used in [4] closely relates to the work presented in this paper. It
describes the SystemVerilog verification of a 32-bit RISC processor IP core using Open Veri-
fication Methodology (OVM). The test bench also has a behavioral model of the processor in
it along with the random stimulus generator. The Design Under Test (DUT) of the system is a
micro-processor with a 5-stage pipeline with a separate stage for memory data transfers. The
processor also supports exceptions. The system verification is done based on three features:
Assertion-based verification, Constrained random stimuli generation, and Functional coverage.
Assertion based verification creates small blocks of code that contain statements about the ex-
pected behavior of the design code [4]. The constrained random stimuli generator allows the
user to set some constraints on the stimuli in order to get a relevant stimuli than completely ran-
dom values. Functional verification checks if certain features are missing in the design. OVM
has a library for the the user to create transactor-level modeling between test bench components
and interfaces where the objects can be created at run time. The test bench consists of layers
called Control, Analysis, Operational, Transactor and DUT layer. The driver in the transactor
layer drives the DUT and puts a sequence item in predictor present in the analysis layer. The
result from the DUT in the monitor is compared with that of the predictor in the scoreboard. The
processor behavior is captured in the wave window and the instructions are verified successfully.
The design and verification of 16-bit Harvard RISC processor is discussed in [5]. This pro-
cessor is designed to embed in Application Specific Integrated Circuits (ASIC) and System on
8Chip (SOC) design by replacing the 8051 processor. The processor has a 5-stage pipeline and
has functional blocks like ALU, multiplier, and barrel shifter. For program debugging the pro-
cessor has an on chip debug logic and the external interface uses JTAG protocol and internal
interface uses scan chain [5]. A instruction set simulator is created as a reference model to the
processor. The DUT is connected to the verification environment through the DUT ports. These
ports/ boundary signals are grouped into interfaces, with each port representing interrelated sig-
nals that collectively describe an interface protocol supported by the DUT [6]. The processor
verification happens in three steps: The simulations of the processor is compared to that of the
simulator. In the next step, complex algorithms like ADPCM Vocoder and SOLA (Synchronized
Overlap and Add) are used by the simulator to check the pipeline architecture. In the third step,
the processor is downloaded on the FPGA to HDL simulations. For the processor core execution
test and on-chip debugging, GDB (GNU’s Debugger) server program is required which is listed
in the future work of the paper. Another example for a functional simulator can be found in [7]
where an existing verification framework for single-core processor is developed to support rapid
verification of multi-thread program for multi-core processors.
Multicore processors now dominate the commercial marketplace with inter-core parallelism
increasing the performance of computers. As the complexity of the multi-core processors in-
creases with new architectures, they require sophisticated methodologies for verification. The
verification methodology discussed in [8] is for heterogeneous (DSP+ARM) multicore proces-
sors for multicore SOC. Heterogenous Multicore SOCs consists of complex clusters of proces-
sors with multiple levels of caches. The SOC under discussion is the TI Keystone II SOC which
integrates an ARM and DSP processing cores. SystemVerilog has a methodology for verifying
integrated circuits called the Universal Verification Methodology (UVM). The UVM Class Li-
brary provides all the building blocks you need to quickly develop well-constructed, reusable,
verification components and test environments [9]. Large number of test cases are written for
9verification. Identifying “library functions” is an important step in this methodology just as it
is in implementing an effective UVM like flow [8]. Each test has multiple phases like the ini-
tialization, configuration, pre-run, test run, post-run, results extraction, and test report phases to
be performed in order to complete testing and reporting. Functions used by the processors are
loaded in the functions library and is divided into sub-categories specific to the processor archi-
tecture. It has general purpose, DSP-specific, and ARM-specific sub-categories each containing
code capable of running on any CPU, DSP platforms and ARM platforms respectively. Elements
in the code library are used to create the test cases and is mentioned in a test control file which has
sequential tasks to control the operation of the DUT. It also has manipulators and checkers whose
primary task to observe and report the working of the DUT. The test contains configuration setup
which is a group of files where a particular scenario can be setup for the processor and tested as
different conditions when paired with test cases. The test is performed with valid combination
of test cases and configuration producing a list of valid test combinations to be performed called
the Test list. The verification is done by creating tests that target specific features of the DUT.
The important reason for using UVM is that the library modules created in one test case can be
reused in other test cases where it can customized to the parameter being verified in that test
case. [10] is another work where UVM is applied to the verification of an application processor
SoC. The proposed test bench can be applied to both IP and top level system. The automatic test
generation helps in creating a well structured test bench architecture and reduces complexities
with adopting UVM.
Paper [11] presents an example of using UVM in processor verification. High-level modeling
method is preferred over traditional RTL model as high level modeling exploits the hardware and
software co-design techniques to lessen the development period. High-level modeling method
can be roughly divided into architecture model, instruction set model, transaction level model
[12]. A transactor level model (TLM) based on UVM is created for the purpose of verifying
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’SuperV_EF01 DSP’. The use of TLM is to obtain speed up in simulation and it is reported that
TLM model is 20 times faster than the conventional RTL model. In TLM, the communication
between modules is done by means of tasks or functions in contrary to descriptive coding in RTL
method. Once the TLM of the processor is built, it can direct both RTL design and software
development [11]. Both design and verification is presented in this paper and the first step is to
design the architecture. The TLM for ’SuperV_EF01 DSP’ is then built based on the partition of
functional modules. The architecture of TLM has separate caches for data and instructions in the
processor. Different phases (build, connect, run and final phase) of the TLM are executed in a top-
down order. The main purpose of TLM is to abstract away communication among the modules
by so-called transactions: the data or event between two components of a modeled and simulated
system [13]. The processor operates in the following stages- instructions fetch, operand fetch,
and execution stages in the build phase. All modules are instanced and memory space is given
to the variables at the end of build phase. In the connect phase, the modules are connected and
the design is linked to the verification system. The run phase starts the simulations and final
phase concludes the simulations. The result statistics is obtained in the last phase. Performance
analysis data like executive instruction numbers, cache miss rate, instruction level parallel is
obtained. These results from the TLM model (reference model) are compared to that of DUT
(RTL model) in the scoreboard to see if they match. The work described in [11] is closely related
to the work in this paper as the verification framework is basically similar except that the former
uses TLM (based on UVM) for the verification methodology.
Another technique to verify processor designs can be FPGA verification which has faster
execution speeds making it cost effective, scalable and provides an efficient environment for
finding design bugs better than traditional simulators. FGPA verification does not have design
visibility and control and hence it becomes challenging to implement the FPGA for verifying a
processor design. faster execution speeds enables large number of test cases to be run exploring
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every possible stimuli combination which gives a better input coverage. The test case generators
follow one of these two techniques: Functional correctness checking generators, consistency
checking generators [14]. Functional correctness checking generators have a software reference
model and the generated instructions are run on both the reference model and on the DUT and the
results are compared. These generators are difficult to generate as the reference model needs to be
updated every time the architecture of the DUT is updated. The generated instruction sequence is
run on the hardware model several models to obtain a reference in case of consistency checking
generators and are best suited for system-level verification and hence is used in this paper as
the test case generator. They depend on the FPGA environment for debugging errors and to
find a failure, it is crucial that the same events occur consistently. The FPGA implementation
of the design differs significantly as compared to simulation and emulation environments [15].
For example, in multi-core processors, the cores can cause the failure to go away if the order
of the transaction is changed and can be quite a challenge for FPGA stimulus verification. This
is overcome by saving the state of failure for debugging future issues. To get full visibility and
control over design, the failing test image can be ported to hardware emulators or logic analyzers
which can help in finding the cause of the failure.
The Verification Methodology Manual (VMM) is a verification methodology that enables
verification engineers to develop powerful, transaction-level environments for verifying complex
designs using SystemVerilog. It contains a manual with rules and recommendation on how to
construct and develop test benches. [16] discusses a viable verification platform based on VMM
to verify the Fast Bus Interface (FBI) of the network processor (XDNP). There are two major
busses in the FBI architecture of the network processor- Push and Pull bus. The ’Push bus’
has queues that are aimed at reading FBI data and the ’Pull bus’ aimed at writing data to FBI
resources. The verification is implemented in three layers- Scenario, Functional and Command
layer. The scenario layer are used to generate data to be sent to the driver via transactor. The
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functional layer has the scoreboard and has two transaction processors [16] to check the response
of the FBI. The purpose of transaction processors is to check the data in and out of the FBI
in the scoreboard. By using the VMM, the defects in the FBI are detected and the coverage
obtained proves that it is a much better methodology compared to orientation test methods. The
work described in [17] is also along the same lines as that of the previous paper where the test
bench to a NP (Network Processor) is developed to verify the design with functional coverage
models and assertions. The NP is a type of multi-core SOC consisting of a master processor
(StrongARM), six microprocessor engines (ME), a SRAM controller, a SDRAM controller and
a fast bus interface unit (FBI) [17]. The test bench architecture consists of the generator, driver,
monitor and checker. The generator generates stimulus which in this case is an array of random
IP packets. The driver sends these packets to the driver which is sent to the DUT. The monitor
gathers the output data from the DUT and sends it to the checker to compare it with the data
from the functional reference model. This model has a NP micro code that predicts the response
of the DUT. The checker compares the DUT and the reference model’s outputs and identifies the
number of match and mismatched IP packets. Functional coverage is also done to know whether
all ports are involved in sending and receiving packets. Hence, a test bench with functional
coverage models and assertions can greatly improve the efficiency of functional verification.
Assertion-Based Verification (ABV) is assuming a significant role in the design validation
flow of chip design companies [18]. SystemVerilog Assertions (SVA) are used to validate the
behavior of a design and they can be checked by simulation or by a checker tool where certain
assumptions are made about the system design. SVA also provides several built-in functions to
test for certain design conditions and also provides constructs to collect functional coverage data
automatically [19]. The idea of SystemVerilog using assertions sees its roots in software verifi-
cation methodologies. SystemVerilog assertions use that idea to allow functional verification of
the hardware systems [20]. There are two types of SVA- immediate and concurrent assertions
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and the latter is most widely used in functional verification of ASIC designs [21]. The verifica-
tion methodology here uses the implemented library of Synthesizable SystemVerilog Assertions
(SSVA) to implement and verify Open Control Protocol (OCP) monitors on a FPGA design. The
structure of concurrent assertions has several layers to define SSVA library. The memory and
register profiles of the OCP monitors and the SSVA library are implemented and verified.
With the development of SoC technology and the continuous increase of design complexity,
complexity of the IC verification has greatly increased, verification has occupied about 70% of
the entire IC development process [22]. To better the verification processor, a method called
co-simulation method based on SystemC and SystemVerilog is employed. SystemC can realize
transaction-level modeling and high-speed simulation for non-timed or loose timing system-level
environment, while base on SystemVerilog you can build a standardized verification platform by
UVM, OVM or other verification methods, which can complete verification work flexibly and
comprehensively [23]. An interface based on DPI (Direct Programming Interface) mechanism
is developed to combine the two languages and to solve the co-simulation problem between
SystemC and SystemVerilog for SoC verification. The co-simulation interface presented in this
work has smaller code size and increased execution speeds compared to UVM Connect library in
[24]. The syntax equivalence is important to identify the co-simulation method between SystemC
and SystemVerilog and the basic structuring and modeling of this is elaborated in [25]. The
proposed interface sends random stimulus to the SystemC (test model) generate using UVM.
Finally, the results of both verification platform and DUT are compared in the scoreboard. With
the help of environment configuration unit, protocol conversion unit, stimulus import unit and
Timing synchronization unit, the co-simulation between these two systems is successful yielding
an interface with better flexibility, faster execution speed and higher portability.
Chapter 3
Verification Environment
The system developed for verification of 12 and 14 bit RISC processors comprises of three ma-
jor components: the Random Instruction Generator (IG), Reference Model (Model), and Test
Bench. The other important files in the system are the Configuration file and processor HDL
files. Although the parts of the verification environment are designed in different languages, they
are all linked together to form a single system. Figure 3.1 shows the block diagram of the system.
The configuration file is the main input file which has design specifications of all processors
and other necessary information. Every processor has a unique configuration file and all the files
are grouped under a folder named ’configuration’. All the major system components, Model, IG
and test bench generator extract required information from the configuration file like the name
of the processor, architecture, bits, no. of registers, memory size, etc. The processor files are
considered as DUTs (Design Under Test) for the system. Only the test bench has access to the
processor files and acts like an interface between the DUT and the rest of the system. There are
a total of eight 12 and 14 bit RISC processor samples in this course with varying design and
architecture. The IG and Model both produce output files that are read by the test bench. There
are two processor architecture types- Harvard and Von Neumann; the basic difference between
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Figure 3.1: Verification Environment System Block Diagram
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them is the type of memory used in each.
3.1 Random Instruction Generator
By extracting processor design specifications from their respective configuration file, the input
instruction files namely the program and the data memory are generated by the IG as seen in
Figure 3.1. The IG generates random sequences of instructions and is scripted in Perl v5.20. In
case of the Harvard architecture, the IG generates two separate memory files whereas for the Von
Neumann architecture, a single memory file is generated. The IG can also generate instruction of
a particular kind like only the data manipulation instructions, branch instructions, data transfer
instructions or any other valid combination can be created. Other salient features of the system
include- performing special checks to make sure no illegal instruction is generated which are not
part of the design specification and preventing exceptions like a ’divide by zero’. Apart from
generating random sequences of instructions, the IG also executes every instruction and writes
the computed result in the respective register files.
3.2 Reconfigurable Reference Model
The reconfigurable processor reference model is implemented in SystemC and has similar prop-
erties as that of the hardware under test. It can emulate the working of a processor and its interac-
tion with the memory units by obtaining the specifications from the configuration file. The Model
gets the instruction file generated by the IG and computes the result of each instruction present
in the program memory. The model then writes the resultant values in the respective register
files. The Model also creates other output files like the program counter and the status register
output files for every set of instructions. The Model will also check for invalid instructions and
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instructions leading to an exception. The Model is built to be a reference for verification of the
hardware. The output files created by the Model are read by the test bench and matched with the
DUT.
3.3 Test bench
The test bench for verification of RISC processors is implemented in SystemVerilog. The en-
vironment consists of various modular components such as the Interface, Driver, Environment,
Test case and the Test. The DUT is instantiated in the test file and the required input and output
from the DUT is interfaced with test bench by means of ports. To model this, the Interface con-
struct of SystemVerilog is used which connects the design blocks with the test bench. The test
bench encapsulates the DUT and produces stimulus and captures responses as seen in Fig. All
the necessary clock and control are provided by the test bench for the processor operation, par-
ticularly the Driver. The tools used for performing simulations are the Cadence Design Systems
Incisive Suite. At every clock cycle, the register output values of the processor are collected in
different arrays and are used later to match them with the Model and the IG. As every proces-
sor has unique design properties, the test bench is generated according to the type of processor
indicated in the configuration file. Hence a Perl script was developed to generate the test bench
components based on the target processor configuration. All the tasks in the test bench are sensi-
tive to the clock. At every clock, the register arrays of the DUT are compared to that of the Model
and the IG. If there is any mismatch, the simulation is stopped and the values of the erroneous
instruction from the DUT, the correct values from Model and IG are displayed and stored in a file
called the error log file for further analysis. Similar tests are run numerous times and the errors
in each test are accumulated in this file. Once a set of tests are complete, the log file is used to
interpret the cause and solution to the errors. In Figure 3.1, the error log file, represented as ’C’
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and the opcode file ’O’ is generated to keep track of the instructions executed through the test.
The Error Decode/Report block works on the these two files to produce files of ’.t’ and ’.csv’
format that are used to represent the results in terms of graphs.
The Instruction Generator and the Model are covered as part of another work. Only the work
of generating the test bench and testing the system is discussed in this paper. The purpose of this




The architecture of a processor gives a detailed view of the design and behavior of its basic
components and operations. This research work is based on the processors designed in a course,
Design of Computer Systems supervised by Dr. Dorin Patru at RIT in 2015. This course had
both undergraduate and graduate students with different processor specifications given to each
but only the graduate students’ processors are tested in this work. There are a total of eight
processors that are considered as DUT in this work each having unique design specifications.
4.1 Processor Overview
The components of the processor architecture consists of the Memory Unit (MU), Functional
Unit (FU), Register File (RF) and the I/O-Ps (Input/Output Peripheral) unit as seen in Figure
4.1. The figure represents the data path high level block diagram for the processor system. All
processors are designed using the Altera Quartus IDE and the Register Transfer Level (RTL) code
is either written in Verilog or VHDL according to the choice of the designer. The processors can
be broadly classified based on their architecture as following:
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• Harvard, two seperate memory units i.e., Program and Data memory.
• Von Neumann, single unified memory unit for both Program and Data storage i.e., Main
memory.
The processors can also be classified according to the instruction word size with each having a
unique design specification as following:
• 12-bit processors with 6-bit opcode and two 3-bit operands (has 8 general purpose regis-
ters).
• 14-bit processors with 6-bit opcode and two 4-bit operands (has 16 general purpose regis-
ters).
• 16-bit processors with 6-bit opcode and two 5-bit operands (has 32 general purpose regis-
ters).
4.2 Register file (RF)
This unit consists of all the general purpose registers. Each register can be loaded from and
outputted to any of the three internal buses (A, B and C) as in Figure 4.1. For the 12, 14 and
16-bit processors the registers are designated as R0-R7, R0-R15 and R0-R31 which totals into
eight 12-bit, sixteen 14-bit and thirty-two 16-bit general purpose registers respectively. Only the
12 and 14-bit processors are considered in this work. The registers are reset at the beginning
of the simulations and are used to hold computational values required for performing operations
like ADD(Addition of two registers), AND (Logical AND between two registers), OR (Logical
OR operation), MUL (Multiplication), ROTR (Rotate right), etc.
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Figure 4.1: Data path block diagram
4.3 Memory Unit (MU)
The Memory Unit comprises of two important memory blocks: Program Memory (PM) and Data
Memory (DM) in case of Harvard and only Main Memory (MM) in case of Von Neumann pro-
cessors. It also comprises of significant registers such as the Program Counter (PC), Instruction
Register (IR), Memory Address Base register (MAB), Memory Address Index register (MAX),
Effective Memory Address register (MAeff).
In Harvard processors, PM is a ROM (Read-Only Memory) which primarily has all the in-
structions that are to be executed by the processor and DM is a RAM (Random Access Memory)
that holds the data required for loading into or storing from registers respectively in data transfer
operations like LOAD and STORE. For Von Neumann architecture processors, there is only one
memory, MM, which is an RAM that is initialized at run time with program and data. The MM
is divided into a program part of the memory that consists of the opcodes or the instructions to be
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Figure 4.2: Memory organization for (a) Von Neumann and (b) Harvard processors
executed, and a data part of the memory for data transfer operations. A section of the data mem-
ory is also dedicated for I/O operations such as a region that forms the stack. The PC is a register
that contains the address of the instruction currently executed and is also used to keep track of
the order of the execution of the instructions. In conjunction with the PC, the instruction register
(IR) holds the opcode for the current instruction that is being executed. MAeff is calculated by
adding the MAB with the MAX which gives the effective address at which the processor should
jump to (in case of JUMP and CALL) or load/store values from/to (in case of LOAD or STORE).
The detailed memory organization for Von Neumann and Harvard processors is shown in (a) and
(b) of Figure 4.2 respectively. Both architectures have two busses each for address and data and
the only difference is in the division of memory unit. A memory of size 00-FF is considered in
the figure above to explain the memory division where the Von Neumann processor has a single
memory of size FF while the Harvard processor has two memory units each of size FF, each with
separate address and data busses for program and data memory.
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4.4 Functional Unit (FU)
The functional unit comprises of temporary registers TA (Temporary A) and TB (Temporary B)
at its input and it can be loaded with a constant or from any of the three internal busses. At
the output side, there are three temporary registers TALUH, TALUL and TSR for holding the
computational values temporarily before transferring it to the main registers.
4.5 I/O Peripheral Unit (IOPU)
The registers in this unit are used when input is taken from the outside environment. In this
course, a DE0-Nano Development board (Cyclone IV FPGA) is used and the output is displayed
on the 8 LEDs of the board. The registers available for these I/O operations are IPAD (Input Pe-
ripheral Address Decoder), OPAD (Output Peripheral Address Decoder) and SP (Stack pointer).
4.6 Processor Operation
All instructions generated in this work are listed in the appendix along with its description, syntax
and usage. The instructions are classified broadly into three types as listed below.
4.6.1 Data Manipulation Instructions
Instructions that modify the data content in the resultant register are called data manipulation
instructions. ADD, SUBC, NOT, XOR, etc., are some of examples for data manipulation in-
structions. Mathematical operations are performed such as addition, subtraction, multiplication,
and division involving two registers or one register with a constant. Shift and rotate operations
like shift right, shift left, rotate right, rotate left, rotate right through carry and rotate left through
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carry are performed. Logical operations such as XOR, NOT are implemented. COPY and SWAP
instructions are also implemented where a register value is copied to another or two register val-
ues are swapped.
Figure 4.3: Instruction word format for manipulation instructions (a) 12-bit and (b) 14-bit pro-
cessor
The instruction word (IW) format for data manipulation instructions are presented in Figure
4.3 . The manipulation instructions have only one IW that is represented as IW0 in the figure.
The first six bits of the IW0 is the opcode and the next bits are 3-bit operands Ri and Rj for the
12-bit processor and 4-bit operands for the 14-bit processor.
4.6.2 Data Transfer Instructions
Data Transfer instructions are based on register-memory transfer. LOAD and STORE are the two
examples which transfer data from memory to registers and registers to memory respectively.
There are two IW represented as IW0 and IW1 in Figure 4.4. The IW0 has the opcode and the
operands Ri and Rj. The IW1 is the address offset which is either 12 or 14-bit. The IW1 and the
Ri together determine the location of the memory from or to which the data is loaded or stored
respectively.
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Figure 4.4: Instruction word format for data transfer instructions (a) 12-bit and (b) 14-bit proces-
sor
4.6.3 Flow control Instructions
Flow control instructions, JUMP and CALL, affect the flow of the program. JUMP can be
conditional or unconditional; depending on the condition evaluated, either the jump is either
performed or the flow of the program is not affected. The CALL instruction initiates a call to
a subroutine in the program and the RET is present at the end of the subroutine to go back to
the instruction following the CALL in the main program. There are eight conditional JUMP
instructions with respect to the status flags like Carry (C), Negative (N), Overflow (V) and Zero
(Z) in the status register. The instruction word format for JUMP and CALL is shown in Figure
4.5. RET has only one instruction word IW0 as seen in Figure 4.6.
Figure 4.5: Instruction word format for JUMP and CALL (a) 12-bit and (b) 14-bit processor
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Figure 4.6: Instruction word format for RET (a) 12-bit and (b) 14-bit processor
The execution of the all the instructions is carried out in four machine cycles (MC0, MC1,
MC2, MC3): Instruction fetch (IF), Operand fetch (OPF), Execution (EXE) and Write back
(WB). In MC0 the instruction to be executed is fetched from the memory and placed in the IR
and the PC is incremented by 1 pointing to the next instruction. The instruction is decoded in
MC2, where the operands are fetched and the respective operands are saved in the temporary
registers TA and TB. In some instructions, like LOAD, STORE, CALL and JUMP, the next
instruction is the offset which is the address in the memory at which the data has to be loaded
from (in LOAD), stored to (in STORE), or at which the program has to jump to (in case of JUMP
and CALL). In the same machine cycle MC1, this offset is stored in the MAB register. There
are three addressing modes of operation in case of data transfer and flow control instructions
which is indicated by Ri and is stored in MAX in the same cycle. A value of 0 in MAX indicates
direct, 1 indicates PC-relative, 2 indicates SP-relative and from 3 onwards its register relative
addressing mode. In MC2, the execution of the instruction takes place where the computational
values are stored temporarily in TALUH and TALUL. In case of data transfer and flow control
instructions, the MAeff is calculated by adding the obtained MAB with the MAX. This gives the
effective address in the memory. The last cycle, MC3 is the write back cycle where the computed
values in TALUH and TALUL are transferred to the respective registers. The jump conditions
are evaluated in the last machine cycle and accordingly the PC is updated. In case of LOAD and
STORE instructions, data is either loaded from memory into the target register or data is stored
from the target register into memory as determined by the MAeff. This cycle repeats for every
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instruction in the program memory. So, to execute one instruction, 4 clock cycles are required
which is the same as saying- in one cycle, a quarter of the instruction is executed. Hence, to
speed up the execution a concept called pipelining is employed.
4.6.4 Pipeline Theory
In pipelining, the execution of different machine cycles from different instructions are overlapped
thus increasing the throughput. The presumption is that each of the different machine cycles
will use different components of the processor. The maximum theoretical throughput cannot
be achieved in practice due to dependencies. A dependency is defined as the relation between
the instructions and/or their operands in a program. Dependencies can lead to hazards if left
unresolved and can result in an error at runtime. There are two solutions to this problem, the first
one is to ’stall’ the pipeline where later stages (for e.g. IF of next instruction) stop while previous
ones (for e.g. WB of current instruction) complete processing. The second and the most efficient
solution to this problem is ’data forwarding’ where the registers involved in the dependency are
detected and it can be ’forwarded’ to the other instruction that needs it without waiting until
the WB stage. There are three possible kinds of dependencies which can be classified as- Data,
Control and Structural Dependencies.
• Structural Dependency arises when two or more instructions try to access same part of the
processor during the same machine cycle.
• Data Dependency arises between data of the instructions in the flow of operation. There
are three types of data dependencies-
– RAW, Read After Write, arises from flow dependency where the current instruction
needs the data generated by the previous instruction.
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– WAR, Write After Read, arises from an anti-dependance where the instruction writes
a new value over the one that is still required by the previous instruction.
– WAW, Write After Write, arises from an output dependency where the two instruc-
tions writing into the same register does not happen in the correct order that they were
issued.
• Control Hazards arises when conditional instructions like JUMP start evaluating the con-
dition before the completion of the previous instruction that determines if the jump should
be taken or not.
The pipeline implementation of a program sample is presented below. The processor is four stage
pipelined with instruction fetch happening constantly at every stage. Simple data manipulation
instructions like SUB, ADDC, ADD and SUBC are used to describe the data dependencies / haz-
ards and the possible solutions to overcome them. The speedup of the overall system increases
as the pipeline implementation uses less number of machine cycles than the non-pipeline imple-
mentation. Figure 4.7 shows the sample list of instructions and the effect it has on the registers
after each cycle. Initially, the two registers used in this example are cleared by doing a SUB
operation followed by other manipulation instructions.
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Figure 4.7: Sample Program file to demonstrate pipeline implementation
Figure 4.8: Pipeline stages
Three cycles are used to fill up the pipeline in the beginning and three more cycles in the end to
empty the pipeline. Every column consists of different machine cycles of different instructions
that are happening simultaneously which can lead to structural or data dependency that results in
a hazard if not resolved. A concept of data forwarding is employed to overcome data dependency
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hazards where the data is forwarded via the internal busses without waiting till the WB stage.
In 4.8, the pipeline starts to fill by performing instruction fetch of the first SUB; in the second
machine cycle (MC), the first SUB which is at OPF and the second SUB which is at IF are
executing simultaneously. The IF, OPF, EXE and WB stages are performed for each instruction
in a similar fashion. In the fourth MC, The ADDC requires the latest value in register R0 to add
a constant 1 to it but the register value in R0 has not been written by the first SUB yet (the first
SUB is still in the WB stage and the value will be written in the register after this MC). The
register at this stage does not have the latest value. The value to be written to the register R0
is present in the temporary register and is forwarded via the Processor Internal Buses (PIB) to
the OPF of ADDC. This is one of the data forwarding techniques to avoid hazards and is also an
example of RAW dependency. Similar dependency can also be noticed in the fifth MC whereas
in the sixth MC, the ADD instruction requires R1 (from the EXE stage of SUBC) and R0 (from
the WB stage of ADDC). As earlier the value to be written to R0 is forwarded via the PIB and
the value to be written to R1 is forwarded via the Functional Unit Internal Buses (FUIB) as it
is still in the execution stage. Both data forwarding techniques PIB and FUIB can be observed
in this cycle with a RAW dependency. Control dependencies/hazards can be resolved with the
help of a branch predictor or by stalling the pipeline. As the branch predictor concept is out of
scope of this course, to overcome control dependency hazards, the instruction fetch of the next
instruction is stalled until the JUMP condition is evaluated. Similarly, in case of CALL and
RET instructions, the memory unit is used for storing and retrieving the SR and PC value of
the instruction to which the CALL subroutine has to return to after the subroutine is complete.
Hence, CALL and RET are stalled as the memory is in use for all the four machine cycles and
the next instruction fetch cannot simultaneously. In case of the LOAD and STORE instructions,
the pipeline can be stalled depending on the processor architecture. As the Harvard processor
4.6 Processor Operation 31
uses two different memories for data and program, the pipeline need not be stalled and the data
transfer can be performed without any dependencies. In case of the Von Neumann processor,
the pipeline has to be stalled as it has a single memory for both data and program. Here, the
memory is being used for performing load and store operations and hence cannot be used for
the next instruction fetch. The speedup of the example program can be calculated as total
non-pipelined cycles divided by the total pipelined cycles which is [(6 instructions) * (4 cycles
each)] / 9 = 24/9 = 2.66 and the ideal speedup is 4.
Chapter 5
Configuration File Specifications
A special file called the configuration file is created for each processor, it contains all the neces-
sary processor design specifications and other essential information required by the verification
system (Model, Test Bench Generator, Instruction Generator). The file consists of the following
parameters and its requirement in the file is justified below as used by test bench:
• name_folder: This is the folder where the main processor file is found. All Verilog files,
including those for the processor, memory, and other units if any are placed in their respec-
tive folders and collectively placed in the src folder of the test bench.
• name: indicates the name of the Processor Verilog file and is particularly required by the
test environment during instantiation of the DUT (Design Under Test) in the test bench. It
is also required for creating log files when the final tests are run to document the results of
the respective processor.
• bits: this is the instruction word size of the processor and it is required by all the system
parts as it is one of the most important parameters of a processor. It can be either 12 (0xC)
or 14-bit (0xE).
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• registers: denotes the total number of general purpose registers in the architecture and
is required by the test bench generator while generating the interface where the registers
widths are declared. It can be either 8 (0x8) or 16 (0x10).
• architecture: one of the most important parameters for generating the test bench as the
format for testing each processor architecture is different. A ’0’ implies its a Harvard
architecture and a ’1’ implies its Von Neumann.
• opcode_size: denotes the number of bits reserved for the opcode and is generally 6 bits for
all processors in this course.
• operand1_size and operand2_size: denotes the size of the two operands.
– 12-bit: Opcode Size: 6; Operand1: 3; Operand2: 3;
– 14-bit: Opcode Size: 6; Operand1: 4; Operand2: 4;
– For flow control instructions, the operand size is given by (bits) - (4 + opcode_size).
Also, the addition of operand1_size, operand2_size and opcode_size should be equal
to bits.
• dm_size: This is the actual size of the memory used in power of 2. (2dm_size).
• memory_size: This is the memory size available for program memory and data memory
each in power of 2. In case of Von Neumann, it is the total available size of the initialized
RAM.
• pc_in_pc_relative: In PC relative addressing mode of the data transfer/control instructions
it is important to know what PC value the DUT is considering. If the DUT is considering
the current instruction then this parameter is set to 0. If the PC is incremented and it points
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to the next instruction then this parameter is set to 1. This is mostly used by the model and
the IG to generate the correct results according to how the DUT is designed.
• SP, Stack_direction and Stack_size: SP denotes the top of the stack, Stack_direction deter-
mines the growth of the stack. It is set to 0 if the stack grows from lower to higher memory
address and is set to 1 if it grows from higher to lower memory address. Stack_size is
the amount of space occupied by the stack as the percentage of memory. The following
addresses are used for the Stack Pointer Top:
– For 12-bit processor: 0x1FEF = 0x1FF-0x10 (Reserved for I/Os)
– For 14-bit processor: 0x3FEF = 0x3FF-0x10 (Reserved for I/Os)
• start_mapping and end_mapping: This represents the boundary in which all the instruc-
tions used are declared. The right hand side is the standard and reserved mnemonic used
to represent the set of instructions and the left hand side represents the user mnemonic in
the processor design. This parameter avoids conflict by mapping different representation
of instruction mnemonic into one standard representation.
• opcode: Lists all three types of instructions with their respective opcodes. They are divided
into data transfer, data manipulation and flow control instructions. Each type has start and
end notations which is later used by the IG to generate selective instruction sets that contain
only manipulation, only manipulation and branch or only manipulation and data transfer
instructions according to the user’s choice.
• clk_st: This parameter is extensively used by the test bench generator and is the number of
the clock cycles after which the first output is obtained from the processor. The test bench
waits for these number of cycles before the simulation starts.
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• name_pm and name_dm: These are the names of the memory files used by the processor.
They are required as they have to be listed in the order of their use in the compilation unit
that is a group of source files that are compiled together in the src folder of test bench.
• del_ld and del_st: Denotes if the data transfer instructions are stalled or not. These param-
eters are set to 1 if the data transfer instructions are stalled and 0 if they are not. Typically,
in the Harvard architecture, the LOAD and STORE instructions need not be stalled as there
are no structural dependancies related to memory usage but in Von Neumann architecture,
due to the presence of single memory, these instructions are stalled. The flow control in-
structions have to be stalled inevitably in both the architectures. This parameter is required
to know the offset between the Model output and the DUT output for a true comparison.
An example of a configuration file (processor nxp) is provided in Appendix II.
Chapter 6
Test Methodology
A testbench is a network of verification components designed to check whether the RTL im-
plementation meets the design specification or not [26]. The general steps to verify a design
are: To generate inputs, reset DUT, configure the DUT, run the test, capture outputs, verify the
correctness, report the errors and provide possible solutions. The test bench is split in layers
and components to solve the complexity of DUT and verification systems and also to maintain
and reuse the codes [26]. The test bench layers are Signal layer, Command layer, Functional
layer and the Scenario layer. The signal layer consists of the DUT and the command layer has
the driver. The functional layer is un-used as the checking is done in a separate module. The
scenario layer is also un-used as the process of stimulus generation is done by the Instruction
Generator outside the test bench. The test bench wraps around the DUT and along with the
Model mimics the processor environment. The first step to verification is connecting the test
bench and the design. A separate entity is used called the interface to communicate between
the test bench and the design. The next steps involve generating stimulus, driving the DUT and
capturing the outputs. By doing so, a generalized test bench framework is obtained and the test
bench can be customized according to each processor with the help of a Test Bench Generator.
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Figure 6.1: Test bench components
In Verification infrastructure, the test bench components are encapsulated and instantiated hier-
archically and are controlled through an extendable set of phases to initialize, run, and complete
each test [27]. A block diagram of the test bench components is shown in Fig 6.1.
6.1 Test Bench Generator
Generating SystemVerilog test bench components automatically can be time saving and gives the
user an organized methodology for working with the test bench framework. As all the processors
are either 12-bit or 14-bit, the Test Bench Generator is fairly easy to code. The Test Bench
Generator reads the input configuration file for design specifications like no. of bits, architecture,
no. of registers and stores it in variables. The Getopt::Long module is used to implement an
extended getopt function where it takes arguments from the command line.
The name of the configuration file (config), the number of instructions to be printed prior
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Figure 6.2: Command to generate test bench
to the instruction at error (len) are the parameters taken from the command line. Help is also
included to provide the user with the correct usage of command line options. The default name
for configuration file is taken as configuration.txt. The correct syntax for generating the test
bench is shown in 6.2. Using the Perl regular expressions, the desired parameters are searched
for, matched and stored in scalar variables from the configuration file. Four output files are
created by the Test Bench Generator: interface, driver, test, and compilation unit (risc.sv.rtl.f ).
6.2 Interface
The Interface construct in SystemVerilog is an intelligent bundle of wires that contain connec-
tivity, synchronization, and optionally, the functionality of the communication between two or
more blocks [1]. The interface consists of all the input and output ports from the DUT. The input
ports of DUT are only the Clock_pin and Resetn_pin and the rest of the ports in Figure 6.3 are
output ports of DUT.
The above figure shows how the interface extends into the two blocks, synchronizes and
connects the design block and the test bench. The example interface shown in the figure is with
respect to a 14-bit processor. The clock is a part of the interface. The logic type is used in
declaring the signals so it can be driven from procedural statements. The interface is instantiated
in the top module and the signals are referred in the test components hierarchically using the
instance name as intf.clk, intf.reset, etc. One of the main advantages of using interface is that
when a new signal is added it can be declared only once in the interface and can be accessed
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Figure 6.3: Interface extending into DUT and test bench
by higher level modules with the right reference path. Apart from the DUT signals, three set
of arrays are declared in the interface. The test bench reads the Model, IG and DUT’s output
register values into these arrays. Additional set of arrays are created for every DUT signal (PC,
SP, SR, IR1, IR2, IR3, DM_in, DM_out, PM_out) to accumulate their values at every cycle.
Here, IR1, IR2 and IR3 are the three instruction registers used in pipelining. PM_out is data out
of program memory and is only present in Harvard processors. DM_in and DM_out are data in
and out of data memory respectively in both architectures.
6.3 Driver
The bottom layer of the test bench is called the signal layer and consists of DUT and the signals
that connect it to the test bench. The layer above this is the command layer. The DUT’s inputs
namely Clock_pin and Resetn_pin are driven by the Driver present in the command layer. This
layer also has monitor and assertions which are not used in this work. The driver is a class
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and a class consists of routines that act on the variables. An instance or an object (intf ) of the
interface (intf_risc) is created in the driver with type virtual. The use of a virtual interface is to
allow objects in a test bench to refer to signals in interface object created using a handle rather
than referring it by the actual name. The task of resetting the processor, opening and reading the
configuration file and checking the end of program memory file to stop simulations are performed
by the driver in this test bench. The instruction set occupies a part of the memory file and the rest
is filled with 1’s (F’s in hex). Hence, to find the end of a program memory file, the driver looks
for two consecutive F’s (FFF in 12-bit and 3FFF in 14-bit processors) and when this combination
is found, the simulations are stopped indicating the end of the program. It also makes sure the
previous instruction to the consecutive F’s is not a RET as it would mean the end of a call routine
and not the end of the actual program.
6.4 Environment & Compilation Unit
The environment is a main class that encapsulates sub-classes like monitor, scoreboard and the
driver. Here, as monitor and scoreboards are not used, the environment only consists of the driver.
An object (drvr) of the class driver is created in the environment. SystemVerilog also consists
of the compilation unit which is a group of source files that are compiled together. Anything
declared in this unit is considered global as it can be see by all lower-level blocks. All the test
components used by the top level test are listed in the order of their instantiation. As interface is
a primary SystemVerilog construct and is instantiated in all the other test bench components, it
is listed first followed by the driver, environment, test module, supporting files of the processor
namely, memory files, multiplier, divider, counter, processor Verilog file, etc. The test module is
instantiated in the end as it instantiates the DUT, test case and interface. The Altera component
libraries are included in the same file for the components used by the processor.
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6.5 Test Case
The test case is a file of type program and instantiates the environment in it. A program block
is similar to a module where it can have code and variables and be instantiated in other modules
but in itself cannot have instantiation of modules, interfaces, or other programs [1]. In Verilog,
simulations end after all the events are complete or until a $finish is executed. SystemVerilog
considers the program block as a test module and the simulation ends when the last statement in
every initial block in the program is completed. It can also have a final block that is executed
just before the simulation ends. The test case is responsible for the flow of the operation in the
top module as all the tasks from respective classes are called here. The tasks are referenced
through the environment and are called with the right reference path for e.g., the task ’check’
of the driver is referenced as env.drvr.check(); Three tasks from the driver are referenced in this
test case and a $finish in the task ’check’ will end the simulation. A delay of 1000 time units is
introduced before simulation is completely stopped. This is done to complete the last instruction
in the program memory.
6.6 Test Model
This is the top model of the test bench that comprises of the clock generator, instances of the
interface, DUT, and the test case. The clock generator should be in the test module so it can drive
both the DUT and the test bench. The test bench events are all clock sensitive and all the signals
are driven on the clock’s edge. The DUT is instantiated (as top) in the test module through port
mapping. The type of mapping used is the named port mapping where the user does not have to
remember the order in which the ports are listed in the DUT, but only the names. The Harvard
processors have DM_in (data in) and DM_out (data out) for the data memory and PM_out for
the program memory. The Von Neumann processors have only DM_in and DM_out.
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The memory component altsyncram of the processor has an array mem_data each for RAM
and ROM that holds the data for the respective memory. The memory files created by the IG
is read directly into these arrays using $readmemh and is made available to the processor. The
program memory is also read into another array for the purpose of use in the test module. The
memory files generated are used by IG and Model and after execution of all the operations, they
produce output register files available in the respective folders. These files containing general
purpose register values, SR values, PC values are read into arrays declared in the interface.
At the positive edge of every clock, the DUT’s output register values namely the registers,
SR, PC, IR (IR1, IR2, IR3), DM_in, DM_out and PM_out are read into the respective arrays
declared in the interface. A special file R.t is created initially to print the cycle by cycle values of
the DUT’s output. The obtained IG and Model values are also printed alongside for comparison.
Another file PC.t is created to keep track of the flow of the program and opcode.t for all the
opcodes executed in a set of program files in a test. This file is later used for reporting the density
of instructions in each test in the report. A very important log file cplog.t is created that is an
improvised version of the R.t file where all the output values of DUT, IG and Model are present
and is cleared after every test. This file is very crucial for reporting the errors and the possible
cause of them. The structure of the test model for all processors is more or less the same but the
major difference is seen between Harvard and Von Neumann processors where the instructions
are checked for stalls. The test model has the same structure for all Harvard processors with only
changes in the width of the registers depending on if its a 12-bit or a 14-bit. Similarly, the test
model is the same for all Von Neumann processors with difference only in the register widths.
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6.7 Testing Harvard Processors
As Harvard processors have two separate memory unit for program and data, most of the in-
structions do not require stalling. Only the flow control instructions (JUMP, CALL and RET)
are stalled in the pipeline as these instructions interact with the memory and it cannot be used
for the next IF. At every cycle, the processor outputs are read into the arrays but they are not
considered during the stalling cycles as the data does not change and is not required. Hence, a
flag is set to skip through these stall cycles and the outputs during the stall are not printed in the
R.t file. The outputs of Model and IG during instruction LOAD are obtained a cycle before the
DUT and hence the indices of comparison have to be adjusted accordingly to match them with
the DUT. The output of the processor is obtained 4 clock cycles after its instruction fetch (for e.g.
the output of the 2nd instruction is obtained after the 6th clock cycle, output of 3rd instruction is
obtained after the 7th cycle). Since the DUT signals are read into arrays at every cycle, the PC
and the output obtained at every cycle is not relative to the same instruction. Hence, the PC in the
test module has to be adjusted so as to print the outputs next to the correct value of PC in the R.t
file. Conditions like two recurring data transfer/flow control instructions, or the occurrence of a
data manipulation instruction between two data transfer/flow control instructions in the program
memory file are detected and the PC in the test is adjusted to get the actual PC value of the DUT.
For all other conditions, the actual PC is calculated as PC-4 in the test.
The DUT outputs are compared with the outputs of both Model and IG and are printed in the
R.t file with a ’*’ next to those outputs that do not match with that of Model or IG. As mentioned
earlier, the file R.t is improvised and renamed cplog.t which containes the output values of the
instruction at error and few instructions prior to it to detect the possible cause of the error. The
number of instructions to be printed in the file prior to the erroneous instructions is determined
by ’w’ and is obtained from the command line while generating the test bench.
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Whenever there is a mismatch, a task ’print_con’ is called which prints the output values
of the erroneous instruction and ’w’ instructions prior to it in cplog.t. The outputs of DUT, IG
and Model are matched again in this task and it is also made sure that none of the output has a
don’t-care (’x’) value. This is done by performing reduction XOR on the register bits and if it
is equal to ’x’, it is considered as an undefined register. The Status Register bits are explicitly
printed with the respective status flags- Carry (C), Negative (N), Zero (Z) and Overflow (V). The
vital information of the error instructions like time, instruction name, opcode and the location of
instruction in memory (PC) are printed in cplog.t file.
6.8 Testing Von Neumann Processors
As Von Neumann processors have a single memory unit for both program and data, the Data
transfer and the Flow control instructions are stalled as the memory is used by these instructions
and cannot be used for the next instruction fetch. The top instantiation of the DUT will have only
DM_in and DM_out from the memory along with other signals like reset, clk, PC, SR, etc. The
generated memory file will be read into the ’mem_data’ array of the altsyncram component of
the RAM. There is no ROM component here as the data memory is an initialized RAM. Similar
conditions like two recurring data transfer/flow control instructions, or the occurrence of a data
manipulation instruction between two data transfer/flow control instructions in the memory file
are detected and the PC in the test is adjusted accordingly. The only difference while testing Von
Neumann processors is that the instructions LOAD and STORE are also considered for skipping
the stall cycles along with the flow control instructions. Apart from the differences mentioned
above, the remaining tasks are performed in the same fashion as that of Harvard processor.
Chapter 7
Result and Discussion
The results and findings are presented in this chapter. The following tasks are performed after
simulation to obtain the results, process the various items collected, and represent the resulting
data graphically:
• The result from DUT, Model, and IG along with timing information and other necessary
details of the instructions are obtained in cplog.t file.
• The opcode values of all the instructions executed in a test are obtained in opcode.t file.
• The required information is extracted from cplog.t and opcode.t by the Error Decode/Re-
port block.
• The extracted information is analyzed by the Error Decode/Report block for the number
of occurrences of the instructions in the test, the total number of errors for each instruction
and probable cause of the errors.
• The values are printed in respective files in the respective folder. Files of format .csv are
also created for the purpose of exporting the values into spreadsheets.
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• Using MATLAB, two bar graphs are plotted for every test. One graph depicts the error
count and classification of errors for every instruction while the other gives the density of
instructions in the test.
7.1 Modes of operation
The simulation is performed in four modes of operation:
1. Data manipulation instructions only (mode M)
2. Data manipulation and Data transfer instructions (mode MD)
3. Data manipulation and Flow control instructions or (mode MB)
4. Data manipulation, Data transfer and Flow control instructions or (mode A)
From the set of eight processors being tested, two processors, a 12-bit Von Neumann and a 14-
bit Harvard are chosen and numerous tests are performed, resulting errors with respect to flag
assignments, implementation and dependencies are detected and corrected. These two processors
are considered as standards for matching and evaluating the rest of the processors. A set of
1500 tests are performed on the remaining six processors, with each test executing about 1000
instructions. The test is performed in two sets Test 1 (T1) and Test 2 (T2) with four different
operating modes, M, MD, MB and A, each executing 1500 tests. After the completion of each
test, cplog.t is generated which contains the output values and necessary information about the
errors. This file is cleared when a new test is begun. The errors can be classified as: Dependency,
Status flag (SF), Program Counter (PC), Implementation errors and Undefined register(s). Status
Flag error occurs due to incorrect implementation of status flags in the processor resulting in a
mismatch. Errors related to PC occur when there is a miscalculation in the effective addresses
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during flow control instructions or simply due to incorrect implementation of PC. Implementation
errors occur when the instructions are not designed as per the given processor specifications.
When any of the registers contain a dont-care (x) value, it is termed undefined and falls under
the error category- Undefined register. The dependency errors are reported separately as Ri and
Rj dependencies.
7.2 Test Simulation
The tests are performed in two sets, Test 1 (T1) and Test 2 (T2). When the first test T1 is run, it
is observed that there are numerous errors pertaining to the Status Register (SR) or Status Flag
(SF) for various instructions which masks other critical issues like implementation errors and
dependencies. One of the many reasons to these errors can be due to uninitialized SR at reset.
Hence, the SR issues are solved in all the processors by initializing them to zero at reset so that
there are no undefined flags. Only a few instructions affect the flags in the SR in the standard
processors and hence all the other processors are also checked if the flags are implemented in
the same fashion as the standard processors. The test is run again after the above mentioned
modifications in T2. Hence, the set of tests performed before and after the SR correction are
named as T1 and T2 respectively.
7.2.1 Tests before SR correction (T1)
• Mode A
The instruction density and the total number of errors for every instruction executed in T1
(mode A) for the processor nxp is shown in Fig 7.1. Mode A consists of Data manipulation,
Data transfer and Flow control instructions. It can be observed from the figure that the
instruction NOT and JUMP have the most errors in this particular test and LOAD has the
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least errors as compared to other instructions. The possible reasons for the occurrence
of these errors for every instruction are provided in the following figure. The errors are
classified as Implementation error, PC error, Undefined register and Status flag error. As
mentioned earlier, majority of the errors in every instruction is due to the SF and is evident
in Fig 7.2. Also, for instruction JUMP, the PC error dominates over the rest and is due to
miscalculation of jump address and can also be also referred as an implementation error
in the instruction JUMP. As these errors dominate majority of the tests in T1 they have
to be solved in order to view other significant errors. There is a possibility that these
errors are also caused due to a dependency issue (Ri or Rj dependency) along with the
other errors. Table 7.1 gives a better understanding of the nature of the errors for all the
instructions. SF, PC, UR and IE from the table stand for Status flag, Program Counter,
Undefined Registers and Implementation errors respectively. From the table it can be
observed that the reason for increased PC errors in JUMP can be due to a Ri-dependency
and hence it can be concluded that the data forwarding in JUMP is incorrect.
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Figure 7.1: Instruction and Error count for test T1 (mode A) on processor nxp
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Figure 7.2: Classification of Errors found in processor nxp while executing test T1 (mode A)
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• Mode M
The instruction density and the total number of errors for every instruction executed in
T1 (mode A) for the processor nxp is shown in Fig 7.3. Mode M consists of only Data
manipulation instructions and hence the instruction count for the data transfer (LOAD and
STORE) and flow control instructions (JUMP, CALL and RET) is zero. As expected, the
SF error count is the highest and is evident in Fig 7.4. Test T1 for mode M contain fewer
errors compared to mode A as complex instructions (data transfer and flow control) are
omitted. From the figure, XOR, OR, SUBC, AND, ADDC and ADD have zero errors with
NOT having the maximum errors. The following figure indicates the reason for maximum
errors in NOT is due to SF errors and few implementation errors in DIVC and MULC.
Note that these figures are created from the table which is generated for every test.
Figure 7.3: Instruction and Error count for test T1 (mode M) on processor nxp
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Figure 7.4: Classification of Errors found in processor nxp while executing test T1 (mode M)
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• Mode MB
This mode consists of only data manipulation along with flow control instructions JUMP
and CALL. It can be observed from Figure 7.5 that both NOT and JUMP have the max-
imum errors compared to other instructions. The errors in NOT are due to SF errors and
the errors in JUMP are due to PC errors indicating that there is miscalculation of jump
addresses in most places. It can also be inferred from Figure 7.6 that DIVC and MULC
have few implementation errors which can either be due to dependencies or incorrect as-
signments in the instruction cycles.
Figure 7.5: Instruction and Error count for test T1 (mode MB) on processor nxp
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Figure 7.6: Classification of Errors found in processor nxp while executing test T1 (mode MB)
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• Mode MD
This mode consists of data manipulation along with data transfer instructions LOAD and
STORE. As there are no flow control instructions, PC errors are less likely to occur unless
there are PC errors related to increment / decrement in manipulation and data transfer
instructions which will lead to a PC mismatch. Thus it can be concluded from Figure 7.7
that all errors are only present in manipulation instructions as error count for LOAD and
STORE is zero. The majority of errors in Figure 7.8 are due to SF and implementation
errors. There are zero errors related to PC and very few errors due to undefined registers.
Figure 7.7: Instruction and Error count for test T1 (mode MD) on processor nxp
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Figure 7.8: Classification of Errors found in processor nxp while executing test T1 (mode MD)
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7.2.2 Tests after SR correction (T2)
• Mode A
The instruction density and the total number of errors for every instruction executed in T2
(mode A) for the processor nxp is shown in Fig 7.9. In this test, a reduction in the total
number of errors can be observed as most of the insignificant SF errors are detected and
corrected. The focus is now drawn to critical errors like Implementation errors which are
predominant in this test. All types of instructions are executed in this mode and only a
handful of SF errors can be seen in Fig 7.10 as compared to all the modes in test T1. A
high PC error for JUMP indicates the miscalculation of jump address which is also seen
in mode A of test T1. The error count for the rest of the errors are all less than 100 which
is much lesser than what is observed in test T1. Thus, it can be concluded that test T2 has
significant reduction in the total number of errors compared to T1. In order to view other
errors in the test mode, the PC issue in JUMP needs to be corrected.
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Figure 7.9: Instruction and Error count for test T2 (mode A) on processor nxp
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Figure 7.10: Classification of Errors found in processor nxp while executing test T2 (mode A)
7.2 Test Simulation 60
• Mode M
The instruction density and the total number of errors for every instruction executed in T2
(mode M) for the processor nxp is shown in Fig7.11. The JUMP issue mentioned above
is not present here as this test mode executes only manipulation instructions and hence it
becomes easier to view the implementation errors for the rest of the instructions. As the
error count for all instructions are less compared to their number of occurrences in the
test, it can be said that the instructions are erroneous at only a few places. This can be
due to the order of the instructions leading to a dependency. The data forwarding does not
happen correctly if the dependency is not solved which explains the implementation errors
in Figure 7.12 in this test mode.
Figure 7.11: Instruction and Error count for test T2 (mode M) on processor nxp
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Figure 7.12: Classification of Errors found in processor nxp while executing test T2 (mode M)
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• Mode MB
The instruction density and the total number of errors for every instruction executed in T2
(mode MB) for the processor nxp is shown in Fig 7.13. The result in this test mode looks
similar to that of mode A. The highest number of errors in this test mode is due to the PC
errors in JUMP as seen from Figure 7.14. Once it is cleared, the remaining errors can be
viewed at large.
Figure 7.13: Instruction and Error count for test T2 (mode MB) on processor nxp
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Figure 7.14: Classification of Errors found in processor nxp while executing test T2 (mode MB)
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• Mode MD
The instruction density and the total number of errors for every instruction executed in T2
(mode MD) for the processor nxp is shown in Fig 7.15. The result in this test mode is
similar to that of mode M. It can be noticed from Figure 7.16 that there are fewer number
of errors compared to test modes A & MB and mostly has only implementation errors. This
can be due to unsolved dependencies or incorrect implementation of the instruction itself.
Figure 7.15: Instruction and Error count for test T2 (mode MD) on processor nxp
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Figure 7.16: Classification of Errors found in processor nxp while executing test T2 (mode MD)
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Table 7.1: Classification of Errors found in processor nxp while executing test T1 (mode A)
Instruction Total Occurrence Errors Ri-dependency Rj-dependency SF PC UR IE
ADD 306 3 1 0 2 0 1 0
ADDC 302 9 0 0 4 0 1 4
AND 291 6 0 0 6 0 0 0
CALL 275 4 4 0 0 4 0 0
COPY 281 8 0 0 8 0 0 0
DIV 4 1 0 0 0 0 0 1
DIVC 290 31 1 0 24 0 0 7
JUMP 244 180 149 0 0 180 0 0
LOAD 240 1 0 0 0 0 0 1
MUL 302 34 5 0 33 0 1 0
MULC 293 32 1 0 23 0 0 9
NOT 309 197 12 0 196 0 1 0
OR 298 10 2 0 6 0 3 1
RET 11 8 6 0 8 0 0 0
ROTL 311 126 1 0 124 0 0 2
ROTR 291 114 1 0 113 0 0 1
RTLC 289 124 2 0 123 0 0 1
RTRC 301 114 0 0 113 0 0 1
SHLA 268 115 3 0 114 0 0 1
SHLL 320 133 1 0 131 0 1 1
SHRA 277 117 2 0 115 0 0 2
SHRL 291 109 1 0 107 0 2 0
STORE 291 0 0 0 0 0 0 0
SUB 315 6 0 0 5 0 1 0
SUBC 285 4 2 0 3 0 1 0
SWAP 298 8 1 0 2 0 4 2
XOR 352 6 1 0 5 0 0 1
Chapter 8
Conclusion
A configurable SystemVerilog verification environment for 12 and 14 bit RISC processors is
developed in this work, and this verification environment is used for the validation of RISC
processors with variable instruction set architectures. All verification system components are
configured using an input configuration control file and automatically generated by a Test Bench
Generator developed in Perl. The verification environment extensively validates the operation of
eight RISC processors with the micro-architecture Model of the RISC processor implemented
in SystemC, and an intelligent Instruction Generator designed in Perl which generates random
instruction sequences. The verification environment provides a robust control and monitoring
environment to validate the cycle by cycle operation of the processor and aid in debug in case of
failures.
The test bench can be configured based on the following processor characteristics: Processor
Architecture (Harvard or Von Neumann), instruction word size (12 or 14-bit), number of regis-
ters (8 or 16 registers), and type of instructions. The instruction set is classified into three types:
Data manipulation, Data transfer, and Flow control instructions. The Interface, Driver, Environ-
ment, Test case, and main Test are the major test bench components used to build the test bench
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framework. The Interface connects the processors (DUT) with the test bench, the Driver is used
to drive the DUT’s input signals, the Environment encapsulates the Driver and Test case and is
responsible for the flow of operation in the top module. The Test module is the top module that
comprises of the clock generator, instances of DUT, interface and the test case. It consists of all
the tasks required to perform the processor verification.
The Configuration file provides necessary information for the instruction generator to gener-
ate instruction sequences. The instructions and data are generated in two memory files: Program
and Data memory. The memory files are provided as inputs to the DUT by the test bench. The in-
struction sequences are also given as inputs to both the Model and the DUT. The Model and DUT
produce output values in the respective registers according to the instructions. Concurrently, the
Instruction generator also computes the output values. The DUT output values are compared to
both the Model and Instruction generator. If the values are found to be dissimilar, it is regarded
as an error and is displayed at the end of the test and also represented in the form of a bar graph
with errors classified as SF errors, PC errors, Implementation errors and Undefined registers.
As part of the verification process, two processors, each with a unique design, are picked
from the processor set and all the errors in them are rectified so as to provide a standard for
testing the rest of the processors. Numerous tests are performed on the remaining six processors
and are validated based on these two standard processors. The tests are performed in two sets T1
and T2 with four different operating modes, each carrying out 1500 tests with each test executing
about 1000 instructions. When there is a mismatch between the DUT and Model or Instruction
Generator, the simulation stops and the output values are obtained in a file for the purpose of
debugging. The total number of occurrences of each instruction in the test and the error count
for every instruction are tabulated in a file and then graphically represented in the form of a bar
chart.
The cause of the errors is predicted and the classification of errors is represented in a 3D bar
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chart with the instruction, error count and type of errors in three axes. This 3D bar chart gives a
complete picture of the nature of the errors and it becomes easier to debug the processor. Major-
ity of the errors found in T1 were related to the incorrect implementation of the status flag or due
to the non-uniformity in the flag assignments among the processors. The non-uniformity issue
in the flag assignments was rectified in T2. Other errors include miscalculation of the JUMP
or CALL routine address (PC error), presence of x’s in the output values (Undefined register)
and dependency issues/other (Implementation errors). After the status flag errors were corrected,
there is a steep decrease in the number of errors from tests T1 to T2 and is evident from the test
graphs. As a result of eliminating status flag errors, critical errors like implementation and PC
errors came to the forefront. The dependency issue was one the major causes for the implemen-
tation errors and these errors were reported separately as probable Ri and Rj dependencies which
helped greatly in the debug process. Through multiple test runs, continuous error detection &
correction, all the six processors can be perfected.
8.1 Future Work
The research presented in this paper has a lot of scope for future work. Some of the possible
ideas that can be developed are presented below:
• Verification of RISC processors with higher bit sizes e.g., 16-bit, 32-bit, or even 64-bit
datapath can be implemented with minimal modifications in the verification system design
as bit size is configurable.
• In this work, only Verilog processors are verified. A processor designed in VHDL was
omitted from the processor set as the component libraries could not be integrated. The
verification process can also be extended to VHDL processors as a future work.
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• The processor set used in this work is further built to form multi-core processors with
unique cache designs. As a future work, multi-core processors with caches can be verified.
• Instruction Set can also be extended to implement SIMD (Single instruction Multiple Data)
instructions.
• The error count graphs/table gives a brief understanding of the nature of the errors. Depen-
dency is a major issue along with the mentioned four type of errors. While one can be sure
of SF, PC, IE and UR errors, dependancy errors are probable and the user does not really
know if a dependency occurred or not. Hence, future work can include elaborate reporting
of dependency issues for a comprehensive debug.
• Functional Coverage can be done to create the widest possible range of stimuli with all
sort of instruction combinations.
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I.1 Data Manipulation Instructions
Table I.1: Data Manipulation Instructions
Instruction Description Operation Syntax Example Machine
Code for 12
bits
ADD Addition of two
registers








ADDC Addition of one
register and one
constant
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SUB Subtraction of
two registers
Ri = Ri - Rj SUB <Ri>,
<Rj>;















































DIV Division of one
register by
another register
Ri = Ri / Rj DIV <Ri>,
<Rj>;
DIV R6, R7; <opcode for
DIV> 110
111
DIVC Division of one
register by one
constant







DIVC R2, 3 <code for
DIVC> 010
011



















SHLL Shift Left Logic
of a register by
a constant
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I.2 Data Transfer Instructions
Table I.2: Data Transfer Instructions
















































































































































































































































[1]Obs: Ri can be represented from registers R3 to R7 only for 12-bit processor. For 14-bit
processor, from registers R3 to R15 only, and from registers R3 to R31 only for 16-bit processor.
[2]Obs: Ri can be a representation for registers from R3 to R7 only for 12-bit processor,
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from registers R3 to R15 only for 14-bit processor and from registers R3 to R31 only for 16-bit
processor.
I.3 Flow Control Instructions
Table I.3: Flow Control Instructions







































































































































































































































































































































































































































RET RET <code for
RET> xxx
xxx
[3]if Ri = 0, the Address contained in this function.
if Ri = 1, the Address contained in this function plus the Program Counter value.
if Ri = 2, the Address contained in Stack Pointer.
if Ri greater than 2, the Address contained in this function plus the value of R[Rj].
[4]JMPU: Two machine codes are present for JMPU, one machine code specific for the in-
struction code, Jump unconditional, and other machine code that represents the destination ad-
dress. Rj must be zero.
Obs:The instruction that Jump unconditional is pointing is at address 0x03F and all bits rela-
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tive to CNVZ status (Carry, Negative, Overflow and Zero flags) are zero. According to the value
of Ri, Program Counter value will change.
[5]JMPC: Two machine codes are present for JMPC, one machine code for the instruction
code, Jump if Carry, and other machine code specific for the destination address. The status bits
must be 4’b1000, or 0x8 for 12 and 14-bit processors. For 16-bit processor the status bits must
be 4’b10000 or 0x10 .
Obs:The instruction that Jump if Carry is pointing is at address 0x00F and all bits relative to
CNVZ status is 0x8. According to the value of Ri, Program Counter value will change.
[6]JMPN: Two machine codes are present here, one machine code for the instruction code,
Jump if Negative, and other for the destination address. The status bits must be 4’b0100, or 0x4
for 12 and 14 bits and 4’b01000, or 0x8 for 16 bits.
Obs:The instruction that Jump if Negative is pointing is at address 0x00F and all bits relative
to CNVZ status are 0x4. According to the value of Ri, PC value will change.
[7]JMPV: Two machine codes are present here for this instruction code, one machine code
for the instruction code, Jump if Overflow, and other for the destination address. The status bits
must be 4’b0010, or 0x2 for 12 and 14 bits and 4’b0100, or 0x4 for 16 bits.
Obs:The instruction that Jump if Overflow is pointing is at address 0x00F and all bits relative
to CNVZ status are 0x2. According to the value of Ri, Program Counter value will change.
[8]JMPZ: Two machine codes are present for this instruction, one machine code for the in-
struction code, Jump if Zero, and other for the destination address. The status bits must be
4’b0001, or 0x1 for 12 and 14 bits and 4’b0010, or 0x2 for 16 bits.
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Obs:The instruction that Jump if Zero is pointing is at address 0x00F and all bits relative to
CNVZ status are 0x1. According to the value of Ri, Program Counter value will change.
[9]JMPNC: Two machine codes are present for this instruction, one machine code for the
instruction code, Jump if Not Carry, and other for the destination address. The status bits must
be 4’b0111, or 0x7 for 12 and 14-bit processors. For 16-bit processor the status bits must be
5’b01110 or 0xE .
Obs:The instruction that Jump if Carry is pointing is at address 0x00F and all bits relative to
CNVZ status is 0x7. According to the value of Ri, Program Counter value will change.
[10]JMPNN: Two machine codes are present for this instruction, one machine code for the
instruction code, Jump if Not Negative and other for the destination address. The status bits must
be 4’b1011, or 0xB for 12 and 14-bit processors. For 16-bit processor the status bits must be
5’b10110 or 0x16.
Obs:The second instruction represents the offset address for Jump if Not Negative. It is point-
ing is at address 0x00F and all bits relative to CNVZ status are 0xB. According to the value of
Ri, Program Counter value will change.
[11]JMPNV: Two machine codes are present here, one machine code for the instruction code,
Jump if Not Overflow and other for the destination address. The status bits must be 4’b1101, or
0xD for 12 and 14-bit processors. For 16-bit processor the status bits must be 5’b11010 or 0x1A.
Obs:The second instruction represents the offset address for Jump if Not Overflow. It is
pointing is at address 0x00F and all bits relative to CNVZ status are 0xD. According to the value
of Ri, Program Counter value will change.
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[12]JMPNZ: Two machine codes are present, one machine code for the instruction code,
Jump if Not Zero and other for the destination address. The status bits must be 4’b1110, or 0xE
for 12 and 14-bit processors. For 16-bit processor the status bits must be 5’b11100 or 0x1C.
Obs:The second instruction represents the offset address for Jump if Not Zero. It is pointing
is at address 0x00F and all bits relative to CNVZ status are 0xE. According to the value of Ri,
PC value will change.
[13]CALL: Two machine codes are present, one for the instruction code CALL and one for
the next destination address.





#name of the folder where the processor files are located
name_folder: 9_nxp
#name of the processor in format <filename.ext> with the extension
name: nxpRISC621pipe_v.v








#define the operand sizes for manipulation instructions, LOAD, STORE, COPY
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and SWAP
#for JUMP, CALL and RET, Ri will be defined by: (number of bits) - (4+opcode_size)
operand1_size:0x4
operand2_size:0x4
#data memory address bus size
dm_size:0xE
#Program and Data Memory Size VN in power of 2
memory_size:0x0E
#Value of PC used in calculating effective address: '0' if current instruction
pc is used, '1' if next instruction pc is used pc_in_pc_relative:1
#operand1_size + operand2_size + opcode_size has to be equal to bits
#Stack Pointer top
SP: 0x3FEF
#Stack growth direction up(i.e.lower to higher address "0") or down (i.e.higher
to lower address "1")
Stack_direction: 1
#Percentage of memory reserved for stack
Stack_size: 2
#opcodes
#instruction mapping: the left hand colum represent user mnemonics and right
hand column are reserved mnemonics (with their explaination) reserved by the
test environment
#NOTE: mapping should occur before mnemonic : opcode definition
start_mapping:
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ADD : ADD ; Addition eg. ADD Rd, Rs :: Rd <= Rd + Rs
SUB : SUB ; Subtraction eg.
ADDC : ADDC ;
SUBC : SUBC ;
MUL : MUL ;
DIV : DIV ;
MULC : MULC ;
DIVC : DIVC ;
NOT : NOT ;
AND : AND ;
OR : OR ;
XOR : XOR ;
SHLL : SHLL ;
SHRL : SHRL ;
SHLA : SHLA ;
SHRA : SHRA ;
ROTL : ROTL ;
ROTR : ROTR ;
RTLC : RTLC ;
RTRC : RTRC ;
COPY : COPY ;
SWAP : SWAP ;
LOAD : LOAD ;
STORE : STORE ;
JUMP : JUMP ;
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CALL : CALL ;
RET : RET ;





































#clock cycle at which the first instruction output is obtained
clk_st:5
#name of the files used inside processor in format <filename.ext>






#are you for stalling LOAD, STORE, JUMP, CALL or RET?








Processor Bits Architecture Registers Configuration File Name
pa* 14 Harvard 16 configuration_1.txt
kxm* 12 Von Neumann 8 configuration_2.txt
vxk 14 Von Neumann 16 configuration_3.txt
axt 12 Von Neumann 8 configuration_5.txt
tfl 12 Harvard 8 configuration_6.txt
dnm 14 Harvard 16 configuration_7.txt
sxs 14 Harvard 16 configuration_8.txt
nxp 14 Von Neumann 16 configuration_9.txt
*Standard processors completely free of errors
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III.2 Flags affected
Instruction Flags affected
ADD, ADDC C N V Z+
ADD, OR, XOR N Z
SHRA, SHLL, SHLA, SHRL, RTRC, RTLC, ROTR, ROTL, MUL, MULC, DIV, DIVC, NOT Z




Figure IV.1: Instruction and Error count for test T1 (mode A) on processor axt
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Figure IV.2: Classification of Errors found in processor axt while executing test T1 (mode A)
IV.1 Processor axt 105
Figure IV.3: Instruction and Error count for test T1 (mode M) on processor axt
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Figure IV.4: Classification of Errors found in processor axt while executing test T1 (mode M)
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Figure IV.5: Instruction and Error count for test T1 (mode MB) on processor axt
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Figure IV.6: Classification of Errors found in processor axt while executing test T1 (mode MB)
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Figure IV.7: Instruction and Error count for test T1 (mode MD) on processor axt
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Figure IV.8: Classification of Errors found in processor axt while executing test T1 (mode MD)
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Figure IV.9: Instruction and Error count for test T2 (mode A) on processor axt
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Figure IV.10: Classification of Errors found in processor axt while executing test T2 (mode A)
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Figure IV.11: Instruction and Error count for test T2 (mode M) on processor axt
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Figure IV.12: Classification of Errors found in processor axt while executing test T2 (mode M)
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Figure IV.13: Instruction and Error count for test T2 (mode MB) on processor axt
IV.1 Processor axt 116
Figure IV.14: Classification of Errors found in processor axt while executing test T2 (mode MB)
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Figure IV.15: Instruction and Error count for test T2 (mode MD) on processor axt
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Figure IV.16: Classification of Errors found in processor axt while executing test T2 (mode MD)
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IV.2 Processor dnm
Figure IV.17: Instruction and Error count for test T1 (mode A) on processor dnm
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Figure IV.18: Classification of Errors found in processor dnm while executing test T1 (mode A)
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Figure IV.19: Instruction and Error count for test T1 (mode M) on processor dnm
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Figure IV.20: Classification of Errors found in processor dnm while executing test T1 (mode M)
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Figure IV.21: Instruction and Error count for test T1 (mode MB) on processor dnm
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Figure IV.22: Classification of Errors found in processor dnm while executing test T1 (mode
MB)
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Figure IV.23: Instruction and Error count for test T1 (mode MD) on processor dnm
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Figure IV.24: Classification of Errors found in processor dnm while executing test T1 (mode
MD)
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Figure IV.25: Instruction and Error count for test T2 (mode A) on processor dnm
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Figure IV.26: Classification of Errors found in processor dnm while executing test T2 (mode A)
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Figure IV.27: Instruction and Error count for test T2 (mode M) on processor dnm
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Figure IV.28: Classification of Errors found in processor dnm while executing test T2 (mode M)
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Figure IV.29: Instruction and Error count for test T2 (mode MB) on processor dnm
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Figure IV.30: Classification of Errors found in processor dnm while executing test T2 (mode
MB)
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Figure IV.31: Instruction and Error count for test T2 (mode MD) on processor dnm
IV.2 Processor dnm 134
Figure IV.32: Classification of Errors found in processor dnm while executing test T2 (mode
MD)
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IV.3 Processor tfl
Figure IV.33: Instruction and Error count for test T1 (mode A) on processor tfl
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Figure IV.34: Classification of Errors found in processor tfl while executing test T1 (mode A)
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Figure IV.35: Instruction and Error count for test T1 (mode M) on processor tfl
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Figure IV.36: Classification of Errors found in processor tfl while executing test T1 (mode M)
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Figure IV.37: Instruction and Error count for test T1 (mode MB) on processor tfl
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Figure IV.38: Classification of Errors found in processor tfl while executing test T1 (mode MB)
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Figure IV.39: Instruction and Error count for test T1 (mode MD) on processor tfl
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Figure IV.40: Classification of Errors found in processor tfl while executing test T1 (mode MD)
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Figure IV.41: Instruction and Error count for test T2 (mode A) on processor tfl
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Figure IV.42: Classification of Errors found in processor tfl while executing test T2 (mode A)
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Figure IV.43: Instruction and Error count for test T2 (mode M) on processor tfl
IV.3 Processor tfl 146
Figure IV.44: Classification of Errors found in processor tfl while executing test T2 (mode M)
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Figure IV.45: Instruction and Error count for test T2 (mode MB) on processor tfl
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Figure IV.46: Classification of Errors found in processor tfl while executing test T2 (mode MB)
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Figure IV.47: Instruction and Error count for test T2 (mode MD) on processor tfl
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Figure IV.48: Classification of Errors found in processor tfl while executing test T2 (mode MD)
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IV.4 Processor sxs
Figure IV.49: Instruction and Error count for test T1 (mode A) on processor sxs
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Figure IV.50: Classification of Errors found in processor sxs while executing test T1 (mode A)
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Figure IV.51: Instruction and Error count for test T1 (mode M) on processor sxs
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Figure IV.52: Classification of Errors found in processor sxs while executing test T1 (mode M)
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Figure IV.53: Instruction and Error count for test T1 (mode MB) on processor sxs
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Figure IV.54: Classification of Errors found in processor sxs while executing test T1 (mode MB)
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Figure IV.55: Instruction and Error count for test T1 (mode MD) on processor sxs
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Figure IV.56: Classification of Errors found in processor sxs while executing test T1 (mode MD)
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Figure IV.57: Instruction and Error count for test T2 (mode A) on processor sxs
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Figure IV.58: Classification of Errors found in processor sxs while executing test T2 (mode A)
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Figure IV.59: Instruction and Error count for test T2 (mode M) on processor sxs
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Figure IV.60: Classification of Errors found in processor sxs while executing test T2 (mode M)
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Figure IV.61: Instruction and Error count for test T2 (mode MB) on processor sxs
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Figure IV.62: Classification of Errors found in processor sxs while executing test T2 (mode MB)
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Figure IV.63: Instruction and Error count for test T2 (mode MD) on processor sxs
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Figure IV.64: Classification of Errors found in processor sxs while executing test T2 (mode MD)
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IV.5 Processor vxk
Figure IV.65: Instruction and Error count for test T1 (mode A) on processor vxk
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Figure IV.66: Classification of Errors found in processor vxk while executing test T1 (mode A)
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Figure IV.67: Instruction and Error count for test T1 (mode M) on processor vxk
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Figure IV.68: Classification of Errors found in processor vxk while executing test T1 (mode M)
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Figure IV.69: Instruction and Error count for test T1 (mode MB) on processor vxk
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Figure IV.70: Classification of Errors found in processor vxk while executing test T1 (mode MB)
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Figure IV.71: Instruction and Error count for test T1 (mode MD) on processor vxk
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Figure IV.72: Classification of Errors found in processor vxk while executing test T1 (mode MD)
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Figure IV.73: Instruction and Error count for test T2 (mode A) on processor vxk
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Figure IV.74: Classification of Errors found in processor vxk while executing test T2 (mode A)
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Figure IV.75: Instruction and Error count for test T2 (mode M) on processor vxk
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Figure IV.76: Classification of Errors found in processor vxk while executing test T2 (mode M)
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Figure IV.77: Instruction and Error count for test T2 (mode MB) on processor vxk
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Figure IV.78: Classification of Errors found in processor vxk while executing test T2 (mode MB)
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Figure IV.79: Instruction and Error count for test T2 (mode MD) on processor vxk
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Figure IV.80: Classification of Errors found in processor vxk while executing test T2 (mode MD)
Appendix V
Source Code
V.1 Test bench generator
1 #
2 #
3 # Th i s code g e n e r a t e s a t e s t b e n c h i n sys tem v e r i l o g a c c o r d i n g
t o t h e c o n f i g u r a t i o n f i l e
4 #
5 # ! / u s r / b i n / p e r l
6 # ! / u s r / l o c a l / b i n / p e r l
7 use s t r i c t ;
8 use w a r n i n g s ;
9 use Ge top t : : Long ;
10
11 # d e c l a r a t i o n s
12 my $name = ’ 0 ’ ; #name of t h e p r o c e s s o r
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13 my $ n a m e _ f o l d e r = ’ 0 ’ ; #name of t h e f o l d e r where a l l p r o c e s s o r
f i l e s a r e p r e s e n t
14 my $ b i t s = ’ 0 ’ ; # p r o c e s s o r b i t s
15 my $reg = ’ 0 ’ ; # number o f gen . p u r p o s e r e g i s t e r s
16 my $ b i t s _ n = ’ 0 ’ ;
17 my $reg_n = ’ 0 ’ ;
18 my $ i = ’ 0 ’ ;
19 my $readmemh = ’ $readmemh ’ ;
20 my $fopen = ’ $fopen ’ ;
21 my $ f w r i t e = ’ $ f w r i t e ’ ;
22 my $p = ’ 0 ’ ;
23 my $q = ’ 0 ’ ;
24 my $ a r c h = ’ 0 ’ ;
25 my $name_pm = ’ 0 ’ ;
26 my $name_dm = ’ 0 ’ ;
27 my $name_div = ’ 0 ’ ;
28 my $name_mul = ’ 0 ’ ;
29 my $ n a m e _ r o t _ l = ’ 0 ’ ;
30 my $name_ro t_ r = ’ 0 ’ ;
31 my $name_ro t_c = ’ 0 ’ ;
32 my $name_mem_mux = ’ 0 ’ ;
33 my $name_shi f t_mux = ’ 0 ’ ;
34 my $ n a m e _ s h i f t _ a r t h = ’ 0 ’ ;
35 my $ n a m e _ s h i f t _ l o g = ’ 0 ’ ;
36 my $name_add_sub = ’ 0 ’ ;
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37 my $name_cnt = ’ 0 ’ ;
38 my $ e x t = ’ 0 ’ ;
39 my $ s t a l l _ l d = ’ 0 ’ ;
40 my $ s t a l l _ s t = ’ 0 ’ ;
41 my $ s t a l l _ j m p = ’ 0 ’ ;
42 my $ h e l p = ’ 0 ’ ;
43 my $ c o n f i g = ’ c o n f i g u r a t i o n . t x t ’ ;
44 my $ r e t = ’ ’ ;
45 my $ c l k _ s t = ’ ’ ;
46 my $ c l k _ s t _ 1 = ’ ’ ;
47 my $ c l k _ s t _ 2 = ’ ’ ;
48 my $ l e n = ’ ’ ;
49
50
51 # t o g e t t h e c o n f i g f i l e name (− c o n f i g ) from t h e command l i n e .
D e f a u l t s e t t o c o n f i g u r a t i o n . t x t
52 # t o g e t t h e no . o f i n s t r u c t i o n s (− l e n ) t h a t t h e u s e r wants t o
d i s p l a y p r i o r t o t h e i n s t r u c t i o n t h a t has e r r o r ( s ) .
53 # h e l p i s i n c l u d e d t o g e t c o r r e c t usage o f command l i n e o p t i o n s
.
54 G e t O p t i o n s (
55 ’ l e n = i ’ => \ $ len ,
56 ’ c o n f i g =s ’ => \ $ c o n f i g ,
57 ’ h e l p ! ’ => \ $he lp ,
58 ) o r d i e " I n c o r r e c t usage ! use ’− h e l p ’ f o r v a l i d o p t i o n s \ n " ;
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59
60
61 # i f h e l p i s p a s s e d
62 i f ( ( $ h e l p ne ’ 0 ’ ) | | ( $ c o n f i g eq " " ) )
63 {&h e l p ; }
64
65
66 # s u b r o u t i n e f o r h e l p
67 sub h e l p {
68 p r i n t " \ n " ;
69 p r i n t " **************************************************\ n " ;
70 p r i n t ">> ERROR: I n c o r r e c t Syn tax < <\n " ;
71 p r i n t " **************************************************\ n " ;
72 p r i n t " C o r r e c t usage : \ n " ;
73 p r i n t " p e r l t e s t _ g e n r . p l −c o n f i g < f i l e n a m e . t x t > \ n " ;
74 p r i n t " **************************************************\ n " ;
75 p r i n t " \ n " ;




80 # t o r e a d t h e c o n f i g f i l e and e x t r a c t r e q i n f o
81 sub r e a d _ c o n f i g
82 {
83
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84 open ( INPUT , " < . . / $ c o n f i g " ) ;
85 w h i l e ( <INPUT>) {
86 n e x t i f ( / ^ # \w*%/) ;
87 i f ( / name : \ s * ( \w+) . ( \ w*) \ s * / )
88 {$name = $1 ;
89 $ e x t = $2 ;
90 p r i n t "EXT: $ e x t \ n " ; }
91 e l s i f ( / n a m e _ f o l d e r : \ s * ( \w+) \ s * / )
92 { $ n a m e _ f o l d e r = $1 ; }
93 e l s i f ( / b i t s : \ s *0x ( \ w+) \ s * / )
94 { $ b i t s = $1 ;
95 $ b i t s = hex ( $ b i t s ) ; }
96 e l s i f ( / r e g i s t e r s : \ s *0x ( \ w+) \ s * / )
97 { $ reg = $1 ;
98 $ reg = hex ( $ reg ) ; }
99 e l s i f ( / RET : \ s *0x ( \ w+) \ s * / )
100 { $ r e t = $1 ; }
101 e l s i f ( / #RET : \ s *0x ( \ w+) \ s * / )
102 { $ r e t = $1 ; }
103 e l s i f ( / a r c h i t e c t u r e : \ s * ( \ d +) \ s * / )
104 { $ a r c h = $1 ; }
105 e l s i f ( / name_pm : \ s * ( \w+) \ s * / )
106 {$name_pm = $1 ; }
107 e l s i f ( / name_dm : \ s * ( \w+) \ s * / )
108 {$name_dm = $1 ; }
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109 e l s i f ( / name_div : \ s * ( \w+) \ s * / )
110 { $name_div = $1 ; }
111 e l s i f ( / name_mul : \ s * ( \w+) \ s * / )
112 { $name_mul = $1 ; }
113 e l s i f ( / name_cnt : \ s * ( \w+) \ s * / )
114 { $name_cnt = $1 ; }
115 e l s i f ( / n a m e _ r o t _ l : \ s * ( \w+) \ s * / )
116 { $ n a m e _ r o t _ l = $1 ; }
117 e l s i f ( / n a m e _ r o t _ r : \ s * ( \w+) \ s * / )
118 { $name_ro t_ r = $1 ; }
119 e l s i f ( / name_ro t_c : \ s * ( \w+) \ s * / )
120 { $name_ro t_c = $1 ; }
121 e l s i f ( / name_mem_mux : \ s * ( \w+) \ s * / )
122 {$name_mem_mux = $1 ; }
123 e l s i f ( / name_shi f t_mux : \ s * ( \w+) \ s * / )
124 { $name_shi f t_mux = $1 ; }
125 e l s i f ( / n a m e _ s h i f t _ a r t h : \ s * ( \w+) \ s * / )
126 { $ n a m e _ s h i f t _ a r t h = $1 ; }
127 e l s i f ( / n a m e _ s h i f t _ l o g : \ s * ( \w+) \ s * / )
128 { $ n a m e _ s h i f t _ l o g = $1 ; }
129 e l s i f ( / name_add_sub : \ s * ( \w+) \ s * / )
130 { $name_add_sub = $1 ; }
131 e l s i f ( / d e l _ l d : \ s * ( \ d ) \ s * / )
132 { $ s t a l l _ l d = $1 ; }
133 e l s i f ( / d e l _ s t : \ s * ( \ d +) \ s * / )
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134 { $ s t a l l _ s t = $1 ; }
135 e l s i f ( / de l_ jmp : \ s * ( \ d +) \ s * / )
136 { $ s t a l l _ j m p = $1 ; }
137 e l s i f ( / c l k _ s t : \ s * ( \ d +) \ s * / )




142 &r e a d _ c o n f i g ;
143
144 # t o g e n e r a t e r i s c _ t e s t . sv f i l e ( s r c f o l d e r )
145 sub sv
146 {
147 open (OUTPUT, " > . . / r i s c / s r c / r i s c _ t e s t . sv " ) ;
148 &p r i n t ;
149 }
150
151 # t o g e n e r a t e i n t e r f a c e . sv f i l e ( s r c f o l d e r )
152 sub i n t f _ s v
153 {
154 open ( o u t _ i n t f , " > . . / r i s c / s r c / i n t e r f a c e . sv " ) ;
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159 # t o g e n e r a t e d r i v e r . sv f i l e ( s r c f o l d e r )
160 sub d r v_s v
161 {
162 open ( ou t_d rv , " > . . / r i s c / s r c / d r i v e r . sv " ) ;




167 # t o g e n e r a t e r i s c . sv . r t l . f f i l e ( e t c f o l d e r )
168 sub r t l _ e t c
169 {
170 open ( o u t _ e t c , " > . . / r i s c / e t c / r i s c . sv . r t l . f " ) ;





176 # t o c l o s e a l l opened f i l e s
177 sub c l o s e _ f i l e s
178 {
179 c l o s e OUTPUT;
180 c l o s e o u t _ i n t f ;
181 c l o s e o u t _ d r v ;
182 }
183
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184 &sv ;
185 &i n t f _ s v ;
186 &dr v_s v ;
187 &r t l _ e t c ;
188 &c l o s e _ f i l e s ;
189




193 # t o p r i n t i n t o t h e r i s c _ t e s t . sv f i l e
194 sub p r i n t
195 {
196 $ b i t s _ n = $ b i t s −1;
197 $reg_n = $reg −1;
198 $p = $ b i t s _ n ;
199 $q = $p−5;
200 p r i n t OUTPUT<<EOF ;
201 / *
202 *
203 * Author : Namratha
204 * R o c h e s t e r , NY, USA
205 *
206 * /
207 ‘ t i m e s c a l e 1 ns / 1 ns
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208
209 module t e s t ;
210
211 r e g c l k = 0 ;
212
213 r e g r e s e t ;
214
215 r e g scan_ in0 , scan_en , t e s t _ m o d e ;
216
217 wi r e s c a n _ o u t 0 ;
218
219 i n t f _ r i s c i n t f ( c l k ) ; / / i n s t a n t i a t i n g i n t e r f a c e
220 t e s t c a s e t e s t _ 0 1 ( i n t f ) ; / / i n s t a n t i a t i n g t e s t c a s e
221 EOF
222 i f ( $ s t a l l _ j m p == 1 && $ s t a l l _ l d == 0 && $ s t a l l _ s t == 0) # i f
on ly jump , c a l l and r e t i s s t a l l e d
223 {
224 p r i n t OUTPUT<<EOF ;
225
226 i n t e g e r w, i =0 , b , j =0 , p =0 , k =0 , m=0 , n =0 , t , occ =0 ,
p r i n t _ f l a g =0 , f i l e _ P , f i l e _ Q , f i l e _ R , f i l e _ S , f i l e _ T ,
j m p _ f l a g =0 , g =0 , f l a g =0 , f l agSR =0;
227
228 r e g s t 1 , s tp1 , s t 2 , s tp2 , s t 3 , s tp3 , s t 4 , s t p 4 ;
229 r e g [ $ b i t s _ n : 0 ] i r3_ temp , i r 2 _ t e m p ;
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234 e l s e #jump , c a l l , r e t , load , s t o r e a r e a l l s t a l l e d
235 {
236 p r i n t OUTPUT<<EOF ;
237
238 i n t e g e r w, i =0 , b , j =0 , p =0 , m=0 , k =0 , n =0 , t , occ =0 ,
p r i n t _ f l a g =0 , f i l e _ P , f i l e _ Q , f i l e _ R , f i l e _ S , f i l e _ T ,
j m p _ f l a g =0 , g =0 , f l a g =0 , f l agSR =0;
239
240 r e g s t 1 , s tp1 , s t 2 , s tp2 , s t 3 , s tp3 , s t 4 , s t p 4 ;
241 r e g [ $ b i t s _ n : 0 ] i r3_ temp , i r 2 _ t e m p ;




246 i f ( $ b i t s == 14)
247 {
248 p r i n t OUTPUT<<EOF ;
249 r e g [ $ b i t s _ n : 0 ] PC_j = 14 ’ h0000 ;
250
251 i n i t i a l
252 f o r e v e r #10 c l k = ~ c l k ;
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253 EOF
254 }
255 e l s e # b i t s = 12
256 {
257 p r i n t OUTPUT<<EOF ;
258 r e g [ $ b i t s _ n : 0 ] PC_j = 12 ’ h000 ;
259
260 i n i t i a l




265 i f ( $ a r c h == 0) # h a r v a r d
266 { p r i n t OUTPUT <<EOF
267 $name t o p (
268 i n t f . r e s e t ,
269 i n t f . c lk ,
270 i n t f . R ,
271 i n t f . SR ,
272 i n t f . PC ,
273 i n t f . SP ,
274 i n t f . IR1 ,
275 i n t f . IR2 ,
276 i n t f . IR3 ,
277 i n t f . PM_out ,
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278 i n t f . DM_out ,
279 i n t f . DM_in ,




284 e l s e # vonneumann
285 { p r i n t OUTPUT <<EOF
286 $name t o p (
287 i n t f . r e s e t ,
288 i n t f . c lk ,
289 i n t f . R ,
290 i n t f . SR ,
291 i n t f . PC ,
292 i n t f . SP ,
293 i n t f . IR1 ,
294 i n t f . IR2 ,
295 i n t f . IR3 ,
296 i n t f . DM_out ,
297 i n t f . DM_in ,
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303 i f ( $ a r c h == 0)
304 {
305 p r i n t OUTPUT<<EOF ;
306
307
308 / / r e a d i n g t h e memory . t f i l e i n t o t h e a r r a y mem_data o f ram
component a l t s y n c r a m i n d u t
309 i n i t i a l $readmemh ( " . . / data_memory . t " , t e s t . t o p . my_ram .
a l t s y n c r a m _ c o m p o n e n t . mem_data ) ;
310 i n i t i a l $readmemh ( " . . / memory . t " , t e s t . t o p . my_rom .




314 e l s e
315 {
316 p r i n t OUTPUT<<EOF ;
317 / / r e a d i n g t h e memory . t f i l e i n t o t h e a r r a y mem_data o f ram
component a l t s y n c r a m i n d u t
318 i n i t i a l $readmemh ( " . . / memory . t " , t e s t . t o p . my_ram .




322 p r i n t OUTPUT<<EOF ;
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323 / / r e a d i n g t h e memory . t f i l e i n t o an a r r a y mem_array f o r use i n
r i s c _ t e s t . sv f i l e
324 i n i t i a l $readmemh ( " . . / memory . t " , i n t f . mem_array ) ;
325
326 i n i t i a l
327 b e g i n
328 / / gen
329 EOF
330
331 f o r ( $ i =0 ; $i < $ reg ; $ i ++)
332 {
333 p r i n t OUTPUT " \ t$readmemh ( \ " . . / p l / R$i . t \ " , i n t f . R$i " ;
334 p r i n t OUTPUT " _g ) ; \ n " ;
335 }
336 p r i n t OUTPUT " \ t$readmemh ( \ " . . / p l / SR . t \ " , i n t f . SR_g ) ; \ n \
t$readmemh ( \ " . . / p l / PC . t \ " , i n t f . PC_pl ) ; \ n \ n / / model \ n " ;
337 f o r ( $ i =0 ; $i < $ reg ; $ i ++)
338 {
339 p r i n t OUTPUT " \ t$readmemh ( \ " . . / p r o c e s s o r / R$i . t \ " , i n t f . R$i " ;
340 p r i n t OUTPUT " _ a r r ) ; \ n " ;
341 }
342 p r i n t OUTPUT " \ t$readmemh ( \ " . . / p r o c e s s o r / SR . t \ " , i n t f . SR_arr ) ; \
nend \ n \ n " ;
343 p r i n t OUTPUT<<EOF ;
344
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345
346 i n i t i a l
347 b e g i n
348 f i l e _ P = $fopen ( "PC . t " , "w" ) ;
349 f i l e _ R = $fopen ( "R . t " , "w" ) ;
350 f i l e _ Q = $fopen ( " l o g . t " , "w" ) ;
351 f i l e _ S = $fopen ( " c p l o g . t " , " a " ) ;
352 f i l e _ T = $fopen ( " opcode . t " , " a " ) ;
353 $ f w r i t e ( f i l e _ R , " P r o c e s s o r , Model , G e n e r a t o r \ \ n " ) ;
354 EOF
355
356 i f ( $ b i t s == 14)
357 {
358 p r i n t OUTPUT<<EOF ;
359 $ f w r i t e ( f i l e _ R , "PC : \ \ tR0 \ \ t \ \ t \ \ tR1 \ \ t \ \ t \ \ tR2 \ \ t \ \ t \ \
tR3 \ \ t \ \ t \ \ tR4 \ \ t \ \ t \ \ tR5 \ \ t \ \ t \ \ tR6 \ \ t \ \ t \ \ tR7 \ \ t \ \ t \ \ tR8 \ \ t
\ \ t \ \ tR9 \ \ t \ \ t \ \ tR10 \ \ t \ \ t \ \ tR11 \ \ t \ \ t \ \ tR12 \ \ t \ \ t \ \ tR13 \ \ t \ \
t \ \ tR14 \ \ t \ \ t \ \ tR15 \ \ t \ \ t \ \ tSR \ \ t \ \ t \ \ tPC \ \ n " ) ; / / t o p u t





364 e l s e #12
365 {
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366 p r i n t OUTPUT<<EOF ;
367 $ f w r i t e ( f i l e _ R , "PC : \ \ tR0 \ \ t \ \ t \ \ tR1 \ \ t \ \ t \ \ tR2 \ \ t \ \ t \ \
tR3 \ \ t \ \ t \ \ tR4 \ \ t \ \ t \ \ tR5 \ \ t \ \ t \ \ tR6 \ \ t \ \ t \ \ tR7 \ \ t \ \ t \ \ tSR \ \ t






373 i f ( $ s t a l l _ j m p == 1 && $ s t a l l _ l d == 0 && $ s t a l l _ s t == 0) # i f
on ly jump , c a l l and r e t i s s t a l l e d _ p a _ 1 4
374 {
375 $ c l k _ s t _ 1 = $ c l k _ s t −2;
376 $ c l k _ s t _ 2 = $ c l k _ s t −1;
377 p r i n t OUTPUT<<EOF ;
378 f o r ( b=−1; b<= $ c l k _ s t _ 1 ; b=b +1)
379 b e g i n
380 @( posedge i n t f . c l k ) ;
381 b e g i n
382 i n t f . I R 1 _ r i s c [ b ] = i n t f . IR1 ;
383 i f ( ( i n t f . j m p _ r i s c == i n t f . I R 1 _ r i s c [ b ] [ $p : $q ] ) | | ( i n t f .
c a l _ r i s c == i n t f . I R 1 _ r i s c [ b ] [ $p : $q ] ) | | ( i n t f . r e t _ r i s c ==
i n t f . I R 1 _ r i s c [ b ] [ $p : $q ] ) )
384 PC_tmp = i n t f . PC ;
385 end
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386 end





392 e l s e # i f a l l a r e s t a l l e d ( load , s t , jmp , c a l , r e t )
393 {
394 $ c l k _ s t _ 1 = $ c l k _ s t −2;
395 $ c l k _ s t _ 2 = $ c l k _ s t −1;
396 p r i n t OUTPUT<<EOF ;
397 f o r ( b=−1; b<= $ c l k _ s t _ 1 ; b=b +1)
398 b e g i n
399 @( posedge i n t f . c l k ) ;
400 b e g i n
401 i n t f . I R 1 _ r i s c [ b ] = i n t f . IR1 ;
402 i f ( ( i n t f . l o a d _ r i s c == i n t f . I R 1 _ r i s c [ b ] [ $p : $q ] ) | | ( i n t f .
s t _ r i s c == i n t f . I R 1 _ r i s c [ b ] [ $p : $q ] ) | | ( i n t f . j m p _ r i s c == i n t f
. I R 1 _ r i s c [ b ] [ $p : $q ] ) | | ( i n t f . c a l _ r i s c == i n t f . I R 1 _ r i s c [ b ] [ $p
: $q ] ) | | ( i n t f . r e t _ r i s c == i n t f . I R 1 _ r i s c [ b ] [ $p : $q ] ) )
403 PC_tmp = i n t f . PC ;
404 end
405 end
406 t = $ c l k _ s t _ 2 ;
407




411 p r i n t OUTPUT<<EOF ;
412 i r 3 _ t e m p = i n t f . IR3 ;
413 i r 2 _ t e m p = i n t f . IR2 ;
414 i n t f . I R 3 _ r i s c [ 0 ] = i r 3 _ t e m p ;
415 i n t f . I R 2 _ r i s c [ 0 ] = i r 2 _ t e m p ;
416
417 g = g +1;
418
419 f o r e v e r
420 @( posedge i n t f . c l k )
421 b e g i n
422
423 EOF
424 f o r ( $ i =0 ; $i < $ reg ; $ i ++)
425 {
426 p r i n t OUTPUT " \ t \ t i n t f . R$i " ;
427 p r i n t OUTPUT " _ r i s c [ j ] = i n t f . R[ $ i ] ; \ n " ;
428 }
429 p r i n t OUTPUT<<EOF ;
430 i n t f . S R _ r i s c [ j ] = i n t f . SR ;
431 i n t f . P C _ r i s c [ j ] = i n t f . PC ;
432 i n t f . S P _ r i s c [ j ] = i n t f . SP ;
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433
434 i n t f . I R 1 _ r i s c [ t ] = i n t f . IR1 ;
435 i n t f . I R 2 _ r i s c [ g ] = i n t f . IR2 ;
436 i n t f . I R 3 _ r i s c [ g ] = i n t f . IR3 ;
437
438 i n t f . DM_in_r isc [ j ] = i n t f . DM_in ;




443 i f ( $ s t a l l _ j m p == 1 && $ s t a l l _ l d == 0 && $ s t a l l _ s t == 0) # i f
on ly jump , c a l l and r e t i s s t a l l e d _ p a _ 1 4
444 {
445 p r i n t OUTPUT<<EOF ;
446
447 / / s a v i n g t h e PC b e f o r e i t changes t o t h e ( c a l l e d o r jumped
l o c a t i o n )
448
449 i f ( ( i n t f . j m p _ r i s c == i n t f . I R 1 _ r i s c [ t ] [ $p : $q ] ) | | ( i n t f .
c a l _ r i s c == i n t f . I R 1 _ r i s c [ t ] [ $p : $q ] ) | | ( i n t f . r e t _ r i s c ==
i n t f . I R 1 _ r i s c [ t ] [ $p : $q ] ) )
450 PC_tmp = i n t f . PC ;
451
452
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453 / / c h e c k i n g f o r s t a l l s and a c c o r d i n g l y a d j u s t i n g match ing PC of
p r o c e s s o r and model f o r ma tch ing
454
455 i f ( occ == 0)
456 b e g i n
457 i f ( i n t f . l o a d _ r i s c == i n t f . I R 3 _ r i s c [ g−1][ $p : $q ] )
458 b e g i n
459 n = n +1; occ = occ +1;
460 end
461 e l s e i f ( i n t f . s t _ r i s c == i n t f . I R 3 _ r i s c [ g−1][ $p : $q ] )
462 b e g i n
463 n = 0 ; occ = occ +1;
464 end
465 e l s e i f ( i n t f . j m p _ r i s c == i n t f . I R 3 _ r i s c [ g−1][ $p : $q ] )
466 b e g i n
467 n = 0 ; occ = occ +1;
468 end
469 e l s e i f ( i n t f . c a l _ r i s c == i n t f . I R 3 _ r i s c [ g−1][ $p : $q ] )
470 b e g i n
471 n = 0 ; occ = occ +1;
472 end
473 e l s e i f ( i n t f . r e t _ r i s c == i n t f . I R 3 _ r i s c [ g−1][ $p : $q ] )
474 b e g i n
475 n = 0 ; occ = occ +1;
476 end
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477 end
478
479 e l s e
480 b e g i n
481 i f ( j m p _ f l a g == 0)
482 p r i n t _ f l a g = 0 ;
483 n = 0 ;
484 occ = 0 ;
485 end
486
487 / / t o n o t p r i n t d u r i n g t h e c y c l e s r e q u i r e d ( e x t r a ) by jump , c a l l
and r e t
488 i f ( ( ( i n t f . j m p _ r i s c == i n t f . I R 3 _ r i s c [ g−3][ $p : $q ] ) | | ( i n t f .
c a l _ r i s c == i n t f . I R 3 _ r i s c [ g−3][ $p : $q ] ) | | ( i n t f . r e t _ r i s c ==
i n t f . I R 3 _ r i s c [ g−3][ $p : $q ] ) ) && ( i n t f . I R 3 _ r i s c [ g−2][ $p : $q ] ==
6 ’ h3F ) )
489 b e g i n
490 j m p _ f l a g = 0 ;
491 j m p _ f l a g = j m p _ f l a g +1;
492 p r i n t _ f l a g = 1 ;
493 end
494
495 / / t o n o t p r i n t an e x t r a c y c l e a s r e t has no o f f s e t
496 e l s e i f ( ( i n t f . r e t _ r i s c == i n t f . I R 3 _ r i s c [ g−2][ $p : $q ] ) && ( i n t f .
I R 3 _ r i s c [ g−1][ $p : $q ] == 6 ’ h3F ) )
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497 b e g i n
498 j m p _ f l a g = 0 ;
499 j m p _ f l a g = j m p _ f l a g +1;
500 p r i n t _ f l a g = 1 ;
501 end
502
503 e l s e
504 b e g i n
505 i f ( j m p _ f l a g == 1)
506 b e g i n
507 i f ( ( i n t f . j m p _ r i s c == i n t f . I R 3 _ r i s c [ g ] [ $p : $q ] ) | | ( i n t f .
c a l _ r i s c == i n t f . I R 3 _ r i s c [ g ] [ $p : $q ] ) | | ( i n t f . r e t _ r i s c ==
i n t f . I R 3 _ r i s c [ g ] [ $p : $q ] ) )
508 j = PC_tmp−2;
509 e l s e
510
511 j = i n t f . PC−4;
512 j m p _ f l a g = 0 ;
513 p r i n t _ f l a g = 1 ;
514 end
515 e l s e
516 b e g i n
517 p r i n t _ f l a g = 0 ;
518 end
519 end





524 e l s e # l o a d s t o r e and jump a r e a l l s t a l l e d _ k x m _ 1 2
525 {
526 p r i n t OUTPUT<<EOF ;
527
528 i f ( ( i n t f . l o a d _ r i s c == i n t f . I R 1 _ r i s c [ t ] [ $p : $q ] ) | | ( i n t f .
s t _ r i s c == i n t f . I R 1 _ r i s c [ t ] [ $p : $q ] ) | | ( i n t f . j m p _ r i s c == i n t f
. I R 1 _ r i s c [ t ] [ $p : $q ] ) | | ( i n t f . c a l _ r i s c == i n t f . I R 1 _ r i s c [ t ] [ $p
: $q ] ) | | ( i n t f . r e t _ r i s c == i n t f . I R 1 _ r i s c [ t ] [ $p : $q ] ) )
529 PC_tmp = i n t f . PC ;
530
531
532 / / c h e c k i n g f o r s t a l l s and a c c o r d i n g l y a d j u s t i n g match ing PC of
p r o c e s s o r and model f o r ma tch ing
533 i f ( occ == 0)
534 b e g i n
535 i f ( i n t f . l o a d _ r i s c == i n t f . I R 3 _ r i s c [ g−1][ $p : $q ] )
536 b e g i n
537 n = n +1; occ = occ +1;
538 end
539 e l s e i f ( i n t f . s t _ r i s c == i n t f . I R 3 _ r i s c [ g−1][ $p : $q ] )
540 b e g i n
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541 n = 0 ; occ = occ +1;
542 end
543 e l s e i f ( i n t f . j m p _ r i s c == i n t f . I R 3 _ r i s c [ g−1][ $p : $q ] )
544 b e g i n
545 n = 0 ; occ = occ +1;
546 end
547 e l s e i f ( i n t f . c a l _ r i s c == i n t f . I R 3 _ r i s c [ g−1][ $p : $q ] )
548 b e g i n
549 n = 0 ; occ = occ +1;
550 end
551 e l s e i f ( i n t f . r e t _ r i s c == i n t f . I R 3 _ r i s c [ g−1][ $p : $q ] )
552 b e g i n




557 e l s e
558 b e g i n
559 i f ( j m p _ f l a g == 0)
560 p r i n t _ f l a g = 0 ;
561 n = 0 ;
562 occ = 0 ;
563 end
564
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565 i f ( ( ( i n t f . j m p _ r i s c == i n t f . I R 3 _ r i s c [ g−3][ $p : $q ] ) | | ( i n t f .
l o a d _ r i s c == i n t f . I R 3 _ r i s c [ g−3][ $p : $q ] ) | | ( i n t f . s t _ r i s c ==
i n t f . I R 3 _ r i s c [ g−3][ $p : $q ] ) | | ( i n t f . c a l _ r i s c == i n t f . I R 3 _ r i s c
[ g−3][ $p : $q ] ) | | ( i n t f . r e t _ r i s c == i n t f . I R 3 _ r i s c [ g−3][ $p : $q ] )
) && ( i n t f . I R 3 _ r i s c [ g−2][ $p : $q ] == 6 ’ h3F ) )
566 b e g i n
567 j m p _ f l a g = 0 ;
568 j m p _ f l a g = j m p _ f l a g +1;
569 p r i n t _ f l a g = 1 ;
570 end
571
572 e l s e i f ( ( i n t f . r e t _ r i s c == i n t f . I R 3 _ r i s c [ g−2][ $p : $q ] ) && ( i n t f .
I R 3 _ r i s c [ g−1][ $p : $q ] == 6 ’ h3F ) )
573 b e g i n
574 j m p _ f l a g = 0 ;
575 j m p _ f l a g = j m p _ f l a g +1;
576 p r i n t _ f l a g = 1 ;
577 end
578
579 e l s e
580 b e g i n
581 i f ( j m p _ f l a g == 1)
582 b e g i n
583 i f ( ( i n t f . l o a d _ r i s c == i n t f . I R 3 _ r i s c [ g ] [ $p : $q ] ) | | ( i n t f .
s t _ r i s c == i n t f . I R 3 _ r i s c [ g ] [ $p : $q ] ) | | ( i n t f . j m p _ r i s c == i n t f
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. I R 3 _ r i s c [ g ] [ $p : $q ] ) | | ( i n t f . c a l _ r i s c == i n t f . I R 3 _ r i s c [ g ] [ $p
: $q ] ) | | ( i n t f . r e t _ r i s c == i n t f . I R 3 _ r i s c [ g ] [ $p : $q ] ) )
584 j = PC_tmp−2;
585 e l s e i f ( ( ( i n t f . l o a d _ r i s c == i n t f . I R 2 _ r i s c [ g ] [ $p : $q ] ) | | ( i n t f
. s t _ r i s c == i n t f . I R 2 _ r i s c [ g ] [ $p : $q ] ) | | ( i n t f . j m p _ r i s c ==
i n t f . I R 2 _ r i s c [ g ] [ $p : $q ] ) | | ( i n t f . c a l _ r i s c == i n t f . I R 2 _ r i s c [ g
] [ $p : $q ] ) | | ( i n t f . r e t _ r i s c == i n t f . I R 2 _ r i s c [ g ] [ $p : $q ] ) ) && (
i n t f . I R 2 _ r i s c [ g−1][ $p : $q ] != 6 ’ h3F ) && ( i n t f . I R 2 _ r i s c [ g−2][ $p
: $q ] == 6 ’ h3F ) )
586 j = PC_tmp−3;
587 e l s e
588 j = i n t f . PC−4;
589 j m p _ f l a g = 0 ;
590 p r i n t _ f l a g = 1 ;
591 end
592 e l s e
593 b e g i n







601 i f ( $ b i t s == 14)
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602 {
603 p r i n t OUTPUT<<EOF ;
604
605 i f ( p r i n t _ f l a g == 0)
606 b e g i n
607 / / p r i n t i n g t h e r e g i s t e r ( gen p u r p o s e and s t a t u s ) v a l u e s i n t h e
f i l e R . t
608 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; . \ \ t " , j , i n t f .
PC_pl [m] , i n t f . PC_pl [m] ) ;
609 i f ( ( j != i n t f . PC_pl [m] ) )
610 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; PC_j = j ; f l a g =1; p r i n t _ c o n ; end
611
612 / / t o p r i n t t h e opcodes i n a f i l e ( i f t h e r e i s a PC e r r o r don t
p r i n t t h e n e x t i n s t r u c t i o n )
613 i f ( f l a g == 1)
614 $ f w r i t e ( f i l e _ T , " \ \ n " ) ;
615 e l s e
616 $ f w r i t e ( f i l e _ T , " \%2h \ \ n " , i n t f . mem_array [ j ] [ $p : $q ] ) ;
617
618 $ f w r i t e ( f i l e _ R , "@\%h : \%h , \%h , \%h ; \ \ t " , j , i n t f . R 0 _ r i s c [ j ] ,
i n t f . R0_ar r [ j +n ] , i n t f . R0_g [ k+n ] ) ;
619 i f ( ( i n t f . R 0 _ r i s c [ j ] != i n t f . R0_ar r [ j +n ] ) | | ( i n t f . R 0 _ r i s c [ j
] != i n t f . R0_g [ k+n ] ) | | ( ^ i n t f . R 0 _ r i s c [ j ] === 1 ’ bx ) )
620 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
621 i f ( ^ i n t f . R 0 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
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622 p r i n t _ c o n ; end
623
624 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 1 _ r i s c [ j ] , i n t f . R1_ar r [ j +n ] , i n t f . R1_g [ k+n ] ) ;
625 i f ( ( i n t f . R 1 _ r i s c [ j ] != i n t f . R1_ar r [ j +n ] ) | | ( i n t f . R 1 _ r i s c [ j
] != i n t f . R1_g [ k+n ] ) | | ( ^ i n t f . R 1 _ r i s c [ j ] === 1 ’ bx ) )
626 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ;
627 i f ( ^ i n t f . R 1 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
628 p r i n t _ c o n ; end
629
630 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 2 _ r i s c [ j ] , i n t f . R2_ar r [ j +n ] , i n t f . R2_g [ k+n ] ) ;
631 i f ( ( i n t f . R 2 _ r i s c [ j ] != i n t f . R2_ar r [ j +n ] ) | | ( i n t f . R 2 _ r i s c [ j
] != i n t f . R2_g [ k+n ] ) | | ( ^ i n t f . R 2 _ r i s c [ j ] === 1 ’ bx ) )
632 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
633 i f ( ^ i n t f . R 2 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
634 p r i n t _ c o n ; end
635
636 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 3 _ r i s c [ j ] , i n t f . R3_ar r [ j +n ] , i n t f . R3_g [ k+n ] ) ;
637 i f ( ( i n t f . R 3 _ r i s c [ j ] != i n t f . R3_ar r [ j +n ] ) | | ( i n t f . R 3 _ r i s c [ j
] != i n t f . R3_g [ k+n ] ) | | ( ^ i n t f . R 3 _ r i s c [ j ] === 1 ’ bx ) )
638 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
639 i f ( ^ i n t f . R 3 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
640 p r i n t _ c o n ; end
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641
642 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 4 _ r i s c [ j ] , i n t f . R4_ar r [ j +n ] , i n t f . R4_g [ k+n ] ) ;
643 i f ( ( i n t f . R 4 _ r i s c [ j ] != i n t f . R4_ar r [ j +n ] ) | | ( i n t f . R 4 _ r i s c [ j
] != i n t f . R4_g [ k+n ] ) | | ( ^ i n t f . R 4 _ r i s c [ j ] === 1 ’ bx ) )
644 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
645 i f ( ^ i n t f . R 4 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
646 p r i n t _ c o n ; end
647
648 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 5 _ r i s c [ j ] , i n t f . R5_ar r [ j +n ] , i n t f . R5_g [ k+n ] ) ;
649 i f ( ( i n t f . R 5 _ r i s c [ j ] != i n t f . R5_ar r [ j +n ] ) | | ( i n t f . R 5 _ r i s c [ j
] != i n t f . R5_g [ k+n ] ) | | ( ^ i n t f . R 5 _ r i s c [ j ] === 1 ’ bx ) )
650 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
651 i f ( ^ i n t f . R 5 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
652 p r i n t _ c o n ; end
653
654 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 6 _ r i s c [ j ] , i n t f . R6_ar r [ j +n ] , i n t f . R6_g [ k+n ] ) ;
655 i f ( ( i n t f . R 6 _ r i s c [ j ] != i n t f . R6_ar r [ j +n ] ) | | ( i n t f . R 6 _ r i s c [ j
] != i n t f . R6_g [ k+n ] ) | | ( ^ i n t f . R 6 _ r i s c [ j ] === 1 ’ bx ) )
656 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
657 i f ( ^ i n t f . R 6 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
658 p r i n t _ c o n ; end
659
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660 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 7 _ r i s c [ j ] , i n t f . R7_ar r [ j +n ] , i n t f . R7_g [ k+n ] ) ;
661 i f ( ( i n t f . R 7 _ r i s c [ j ] != i n t f . R7_ar r [ j +n ] ) | | ( i n t f . R 7 _ r i s c [ j
] != i n t f . R7_g [ k+n ] ) | | ( ^ i n t f . R 7 _ r i s c [ j ] === 1 ’ bx ) )
662 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
663 i f ( ^ i n t f . R 7 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
664 p r i n t _ c o n ; end
665
666 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 8 _ r i s c [ j ] , i n t f . R8_ar r [ j +n ] , i n t f . R8_g [ k+n ] ) ;
667 i f ( ( i n t f . R 8 _ r i s c [ j ] != i n t f . R8_ar r [ j +n ] ) | | ( i n t f . R 8 _ r i s c [ j
] != i n t f . R8_g [ k+n ] ) | | ( ^ i n t f . R 8 _ r i s c [ j ] === 1 ’ bx ) )
668 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
669 i f ( ^ i n t f . R 8 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
670 p r i n t _ c o n ; end
671
672 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 9 _ r i s c [ j ] , i n t f . R9_ar r [ j +n ] , i n t f . R9_g [ k+n ] ) ;
673 i f ( ( i n t f . R 9 _ r i s c [ j ] != i n t f . R9_ar r [ j +n ] ) | | ( i n t f . R 9 _ r i s c [ j
] != i n t f . R9_g [ k+n ] ) | | ( ^ i n t f . R 9 _ r i s c [ j ] === 1 ’ bx ) )
674 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
675 i f ( ^ i n t f . R 9 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
676 p r i n t _ c o n ; end
677
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678 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 1 0 _ r i s c [ j ] , i n t f . R10_ar r [ j +n ] , i n t f . R10_g [ k+n ] ) ;
679 i f ( ( i n t f . R 1 0 _ r i s c [ j ] != i n t f . R10_ar r [ j +n ] ) | | ( i n t f .
R 1 0 _ r i s c [ j ] != i n t f . R10_g [ k+n ] ) | | ( ^ i n t f . R 1 0 _ r i s c [ j ] === 1 ’
bx ) )
680 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
681 i f ( ^ i n t f . R 1 0 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
682 p r i n t _ c o n ; end
683
684 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 1 1 _ r i s c [ j ] , i n t f . R11_ar r [ j +n ] , i n t f . R11_g [ k+n ] ) ;
685 i f ( ( i n t f . R 1 1 _ r i s c [ j ] != i n t f . R11_ar r [ j +n ] ) | | ( i n t f .
R 1 1 _ r i s c [ j ] != i n t f . R11_g [ k+n ] ) | | ( ^ i n t f . R 1 1 _ r i s c [ j ] === 1 ’
bx ) )
686 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
687 i f ( ^ i n t f . R 1 1 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
688 p r i n t _ c o n ; end
689
690 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 1 2 _ r i s c [ j ] , i n t f . R12_ar r [ j +n ] , i n t f . R12_g [ k+n ] ) ;
691 i f ( ( i n t f . R 1 2 _ r i s c [ j ] != i n t f . R12_ar r [ j +n ] ) | | ( i n t f .
R 1 2 _ r i s c [ j ] != i n t f . R12_g [ k+n ] ) | | ( ^ i n t f . R 1 2 _ r i s c [ j ] === 1 ’
bx ) )
692 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
693 i f ( ^ i n t f . R 1 2 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
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694 p r i n t _ c o n ; end
695
696 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 1 3 _ r i s c [ j ] , i n t f . R13_ar r [ j +n ] , i n t f . R13_g [ k+n ] ) ;
697 i f ( ( i n t f . R 1 3 _ r i s c [ j ] != i n t f . R13_ar r [ j +n ] ) | | ( i n t f .
R 1 3 _ r i s c [ j ] != i n t f . R13_g [ k+n ] ) | | ( ^ i n t f . R 1 3 _ r i s c [ j ] === 1 ’
bx ) )
698 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
699 i f ( ^ i n t f . R 1 3 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
700 p r i n t _ c o n ; end
701
702 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 1 4 _ r i s c [ j ] , i n t f . R14_ar r [ j +n ] , i n t f . R14_g [ k+n ] ) ;
703 i f ( ( i n t f . R 1 4 _ r i s c [ j ] != i n t f . R14_ar r [ j +n ] ) | | ( i n t f .
R 1 4 _ r i s c [ j ] != i n t f . R14_g [ k+n ] ) | | ( ^ i n t f . R 1 4 _ r i s c [ j ] === 1 ’
bx ) )
704 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
705 i f ( ^ i n t f . R 1 4 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
706 p r i n t _ c o n ; end
707
708 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 1 5 _ r i s c [ j ] , i n t f . R15_ar r [ j +n ] , i n t f . R15_g [ k+n ] ) ;
709 i f ( ( i n t f . R 1 5 _ r i s c [ j ] != i n t f . R15_ar r [ j +n ] ) | | ( i n t f .
R 1 5 _ r i s c [ j ] != i n t f . R15_g [ k+n ] ) | | ( ^ i n t f . R 1 5 _ r i s c [ j ] === 1 ’
bx ) )
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710 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
711 i f ( ^ i n t f . R 1 5 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
712 p r i n t _ c o n ; end
713
714 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
S R _ r i s c [ j ] , i n t f . SR_arr [ j +n ] , i n t f . SR_g [ k+n ] ) ;
715 i f ( ( i n t f . S R _ r i s c [ j ] != i n t f . SR_arr [ j +n ] ) | | ( i n t f . S R _ r i s c [ j
] != i n t f . SR_g [ k+n ] ) | | ( ^ i n t f . S R _ r i s c [ j ] === 1 ’ bx ) )
716 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; f l agSR = ( f l agSR == 2) ? f l agSR : 1 ;




720 $ f w r i t e ( f i l e _ P , "@\%h j =\%h \ \ n " , k , j ) ;
721 k = k +1;




726 j = j +1 ; g = g +1; t = t +1 ;
727 end
728 end
729 t a s k p r i n t _ c o n ;
730 b e g i n
731 f o r (w= $ l e n ; w>=0; w=w−1)
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732 b e g i n
733 i f ( (w == 0) && ( f l a g != 1) ) / / a l l e r r o r s e x c e p t PC e r r o r
734 b e g i n
735 i f ( f l agSR == 1)
736 \ $ d i s p l a y ( "A Mismatch Occur red S @\%4h ! $name " , i n t f . PC_pl [m−
w] ) ;
737 e l s e i f ( f l agSR == 2)
738 \ $ d i s p l a y ( "A Mismatch Occur red R @\%4h ! $name " , i n t f . PC_pl [m−
w] ) ;
739 e l s e
740 \ $ d i s p l a y ( "A Mismatch Occur red @\%4h ! $name " , i n t f . PC_pl [m−w
] ) ;
741
742 \ $ d i s p l a y ( " \ \ tTime : \% t ps \ \ n " , \ $ t ime ) ;
743
744 i f ( f l agSR == 1)
745 \ $ f w r i t e ( f i l e _ S , "A Mismatch Occur red S @\%4h ! $name " , i n t f .
PC_pl [m−w] ) ;
746 e l s e i f ( f l agSR == 2)
747 \ $ f w r i t e ( f i l e _ S , "A Mismatch Occur red R @\%4h ! $name " , i n t f .
PC_pl [m−w] ) ;
748 e l s e
749 \ $ f w r i t e ( f i l e _ S , "A Mismatch Occur red @\%4h ! $name " , i n t f .
PC_pl [m−w] ) ;
750
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751 \ $ f w r i t e ( f i l e _ S , " \ \ tTime : \% t ps \ \ n " , \ $ t ime ) ;
752
753 p = 0 ;
754 end
755 i f ( (w == 0) && ( f l a g == 1) ) / / when PC e r r o r i s p r e s e n t
756 b e g i n
757 \ $ d i s p l a y ( "A Mismatch Occur red PC @%4h ! $name " , i n t f . PC_pl [m−
w] ) ;
758 \ $ d i s p l a y ( " \ tTime : \% t ps \ \ n " , \ $ t ime ) ;
759
760 \ $ f w r i t e ( f i l e _ S , "A Mismatch Occur red PC @%4h ! $name " , i n t f .
PC_pl [m−w] ) ;
761 \ $ f w r i t e ( f i l e _ S , " \ tTime : \% t ps \ \ n " , \ $ t ime ) ;
762
763 i f ( i n t f . mem_array [ j ] [ $p : $q ] == i n t f . r e t _ r i s c ) b e g i n
764 \ $ d i s p l a y ( " I n s t r u c t i o n @%4h : \%h " , i n t f . PC_pl [m−1] , i n t f .
mem_array [ j ] ) ;
765 \ $ f w r i t e ( f i l e _ S , " I n s t r u c t i o n @%4h : \%h \ \ n " , i n t f . PC_pl [m
−1] , i n t f . mem_array [ j ] ) ; end
766 e l s e b e g i n
767 \ $ d i s p l a y ( " I n s t r u c t i o n @%4h : \%h " , i n t f . PC_pl [m−2] , i n t f .
mem_array [ j −1]) ;
768 \ $ f w r i t e ( f i l e _ S , " I n s t r u c t i o n @%4h : \%h \ \ n " , i n t f . PC_pl [m
−2] , i n t f . mem_array [ j −1]) ; end
769
V.1 Test bench generator 219
770 \ $ d i s p l a y
("−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−");
771 \ $ d i s p l a y ( " P r o c e s s o r Model G e n e r a t o r \ \ n " ) ;
772
773
774 \ $ f w r i t e ( f i l e _ S ,
"−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\\n " )
;
775 \ $ f w r i t e ( f i l e _ S , " P r o c e s s o r Model G e n e r a t o r \ \ n " ) ;
776
777
778 j = i n t f . PC_pl [m−w ] ;
779 \ $ d i s p l a y ( " PC %4h \%h \%h * " , PC_j , i n t f . PC_pl [m−w] , i n t f .
PC_pl [m−w] ) ;
780 \ $ f w r i t e ( f i l e _ S , "PC %4h \%h \%h * \ \ n " , PC_j , i n t f . PC_pl [m−w
] , i n t f . PC_pl [m−w] ) ;
781 \ $ d i s p l a y
("−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−")
;
782 \ $ f w r i t e ( f i l e _ S ,
"−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\\n " )
;
783 \ $ d i s p l a y ( " \ \ n " ) ;
784 \ $ f w r i t e ( f i l e _ S , " \ \ n " ) ;
785 p = 0 ;
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786 \ $ f i n i s h ;
787 end
788
789 j = i n t f . PC_pl [m−w ] ;
790 \ $ d i s p l a y ( " \ \ t I n s t r u c t i o n @%4h : \%h " , i n t f . PC_pl [m−w] , i n t f .
mem_array [ j ] ) ;
791 \ $ d i s p l a y
("−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−");
792 \ $ d i s p l a y ( " P r o c e s s o r Model G e n e r a t o r \ \ n " ) ;
793
794 \ $ f w r i t e ( f i l e _ S , " \ \ t I n s t r u c t i o n @%4h : \%h \ \ n " , i n t f . PC_pl [m−
w] , i n t f . mem_array [ j ] ) ;
795 \ $ f w r i t e ( f i l e _ S ,
"−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\\n " )
;
796 \ $ f w r i t e ( f i l e _ S , " P r o c e s s o r Model G e n e r a t o r \ \ n " ) ;
797
798 i f ( ( i n t f . mem_array [ j ] [ $p : $q ] == i n t f . l o a d _ r i s c ) && ( ( i n t f .
mem_array [ j −1][ $p : $q ] ! = i n t f . c a l _ r i s c ) && ( i n t f . mem_array [ j
−1][ $p : $q ] ! = i n t f . j m p _ r i s c ) && ( i n t f . mem_array [ j −1][ $p : $q ] ! =
i n t f . s t _ r i s c ) && ( i n t f . mem_array [ j −1][ $p : $q ] ! = i n t f . l o a d _ r i s c )
) | | ( ( j ==0) && ( i n t f . mem_array [ j ] [ $p : $q ] == i n t f . l o a d _ r i s c )
) )
799 n =1; e l s e n =0;
800
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801 i f ( ( i n t f . R 0 _ r i s c [ j ] != i n t f . R0_ar r [ j +n ] ) | | ( i n t f . R 0 _ r i s c [ j ]
!= i n t f . R0_g [ k+n−w] ) | | ( ^ i n t f . R 0 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
802 \ $ d i s p l a y ( "R0 \%h \%h \%h * " , i n t f . R 0 _ r i s c [ j ] , i n t f . R0_ar r [
j +n ] , i n t f . R0_g [ k+n−w] ) ;
803 \ $ f w r i t e ( f i l e _ S , "R0 \%h \%h \%h * \ \ n " , i n t f . R 0 _ r i s c [ j ] ,
i n t f . R0_ar r [ j +n ] , i n t f . R0_g [ k+n−w] ) ; end
804
805 e l s e b e g i n
806 \ $ d i s p l a y ( "R0 \%h \%h \%h " , i n t f . R 0 _ r i s c [ j ] , i n t f . R0_ar r [ j +
n ] , i n t f . R0_g [ k+n−w] ) ;
807 \ $ f w r i t e ( f i l e _ S , "R0 \%h \%h \%h \ \ n " , i n t f . R 0 _ r i s c [ j ] , i n t f .
R0_ar r [ j +n ] , i n t f . R0_g [ k+n−w] ) ; end
808
809 i f ( ( i n t f . R 1 _ r i s c [ j ] != i n t f . R1_ar r [ j +n ] ) | | ( i n t f . R 1 _ r i s c [ j ]
!= i n t f . R1_g [ k+n−w] ) | | ( ^ i n t f . R 1 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
810 \ $ d i s p l a y ( " R1 \%h \%h \%h * " , i n t f . R 1 _ r i s c [ j ] , i n t f . R1_ar r [
j +n ] , i n t f . R1_g [ k+n−w] ) ;
811 \ $ f w r i t e ( f i l e _ S , "R1 \%h \%h \%h * \ \ n " , i n t f . R 1 _ r i s c [ j ] ,
i n t f . R1_ar r [ j +n ] , i n t f . R1_g [ k+n−w] ) ; end
812
813 e l s e b e g i n
814 \ $ d i s p l a y ( " R1 \%h \%h \%h " , i n t f . R 1 _ r i s c [ j ] , i n t f . R1_ar r [ j +
n ] , i n t f . R1_g [ k+n−w] ) ;
815 \ $ f w r i t e ( f i l e _ S , "R1 \%h \%h \%h \ \ n " , i n t f . R 1 _ r i s c [ j ] , i n t f .
R1_ar r [ j +n ] , i n t f . R1_g [ k+n−w] ) ; end
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816
817 i f ( ( i n t f . R 2 _ r i s c [ j ] != i n t f . R2_ar r [ j +n ] ) | | ( i n t f . R 2 _ r i s c [ j ]
!= i n t f . R2_g [ k+n−w] ) | | ( ^ i n t f . R 2 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
818 \ $ d i s p l a y ( "R2 \%h \%h \%h * " , i n t f . R 2 _ r i s c [ j ] , i n t f . R2_ar r [
j +n ] , i n t f . R2_g [ k+n−w] ) ;
819 \ $ f w r i t e ( f i l e _ S , "R2 \%h \%h \%h * \ \ n " , i n t f . R 2 _ r i s c [ j ] ,
i n t f . R2_ar r [ j +n ] , i n t f . R2_g [ k+n−w] ) ; end
820
821 e l s e b e g i n
822 \ $ d i s p l a y ( "R2 \%h \%h \%h " , i n t f . R 2 _ r i s c [ j ] , i n t f . R2_ar r [ j +
n ] , i n t f . R2_g [ k+n−w] ) ;
823 \ $ f w r i t e ( f i l e _ S , "R2 \%h \%h \%h \ \ n " , i n t f . R 2 _ r i s c [ j ] , i n t f .
R2_ar r [ j +n ] , i n t f . R2_g [ k+n−w] ) ; end
824
825 i f ( ( i n t f . R 3 _ r i s c [ j ] != i n t f . R3_ar r [ j +n ] ) | | ( i n t f . R 3 _ r i s c [ j ]
!= i n t f . R3_g [ k+n−w] ) | | ( ^ i n t f . R 3 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
826 \ $ d i s p l a y ( " R3 \%h \%h \%h * " , i n t f . R 3 _ r i s c [ j ] , i n t f . R3_ar r [
j +n ] , i n t f . R3_g [ k+n−w] ) ;
827 \ $ f w r i t e ( f i l e _ S , "R3 \%h \%h \%h * \ \ n " , i n t f . R 3 _ r i s c [ j ] ,
i n t f . R3_ar r [ j +n ] , i n t f . R3_g [ k+n−w] ) ; end
828
829 e l s e b e g i n
830 \ $ d i s p l a y ( " R3 \%h \%h \%h " , i n t f . R 3 _ r i s c [ j ] , i n t f . R3_ar r [ j +
n ] , i n t f . R3_g [ k+n−w] ) ;
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831 \ $ f w r i t e ( f i l e _ S , "R3 \%h \%h \%h \ \ n " , i n t f . R 3 _ r i s c [ j ] , i n t f .
R3_ar r [ j +n ] , i n t f . R3_g [ k+n−w] ) ; end
832
833 i f ( ( i n t f . R 4 _ r i s c [ j ] != i n t f . R4_ar r [ j +n ] ) | | ( i n t f . R 4 _ r i s c [ j ]
!= i n t f . R4_g [ k+n−w] ) | | ( ^ i n t f . R 4 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
834 \ $ d i s p l a y ( "R4 \%h \%h \%h * " , i n t f . R 4 _ r i s c [ j ] , i n t f . R4_ar r [
j +n ] , i n t f . R4_g [ k+n−w] ) ;
835 \ $ f w r i t e ( f i l e _ S , "R4 \%h \%h \%h * \ \ n " , i n t f . R 4 _ r i s c [ j ] ,
i n t f . R4_ar r [ j +n ] , i n t f . R4_g [ k+n−w] ) ; end
836
837 e l s e b e g i n
838 \ $ d i s p l a y ( "R4 \%h \%h \%h " , i n t f . R 4 _ r i s c [ j ] , i n t f . R4_ar r [ j +
n ] , i n t f . R4_g [ k+n−w] ) ;
839 \ $ f w r i t e ( f i l e _ S , "R4 \%h \%h \%h \ \ n " , i n t f . R 4 _ r i s c [ j ] , i n t f .
R4_ar r [ j +n ] , i n t f . R4_g [ k+n−w] ) ; end
840
841 i f ( ( i n t f . R 5 _ r i s c [ j ] != i n t f . R5_ar r [ j +n ] ) | | ( i n t f . R 5 _ r i s c [ j ]
!= i n t f . R5_g [ k+n−w] ) | | ( ^ i n t f . R 5 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
842 \ $ d i s p l a y ( " R5 \%h \%h \%h * " , i n t f . R 5 _ r i s c [ j ] , i n t f . R5_ar r [
j +n ] , i n t f . R5_g [ k+n−w] ) ;
843 \ $ f w r i t e ( f i l e _ S , "R5 \%h \%h \%h * \ \ n " , i n t f . R 5 _ r i s c [ j ] ,
i n t f . R5_ar r [ j +n ] , i n t f . R5_g [ k+n−w] ) ; end
844
845 e l s e b e g i n
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846 \ $ d i s p l a y ( " R5 \%h \%h \%h " , i n t f . R 5 _ r i s c [ j ] , i n t f . R5_ar r [ j +
n ] , i n t f . R5_g [ k+n−w] ) ;
847 \ $ f w r i t e ( f i l e _ S , "R5 \%h \%h \%h \ \ n " , i n t f . R 5 _ r i s c [ j ] , i n t f .
R5_ar r [ j +n ] , i n t f . R5_g [ k+n−w] ) ; end
848
849 i f ( ( i n t f . R 6 _ r i s c [ j ] != i n t f . R6_ar r [ j +n ] ) | | ( i n t f . R 6 _ r i s c [ j ]
!= i n t f . R6_g [ k+n−w] ) | | ( ^ i n t f . R 6 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
850 \ $ d i s p l a y ( "R6 \%h \%h \%h * " , i n t f . R 6 _ r i s c [ j ] , i n t f . R6_ar r [
j +n ] , i n t f . R6_g [ k+n−w] ) ;
851 \ $ f w r i t e ( f i l e _ S , "R6 \%h \%h \%h * \ \ n " , i n t f . R 6 _ r i s c [ j ] ,
i n t f . R6_ar r [ j +n ] , i n t f . R6_g [ k+n−w] ) ; end
852
853 e l s e b e g i n
854 \ $ d i s p l a y ( "R6 \%h \%h \%h " , i n t f . R 6 _ r i s c [ j ] , i n t f . R6_ar r [ j +
n ] , i n t f . R6_g [ k+n−w] ) ;
855 \ $ f w r i t e ( f i l e _ S , "R6 \%h \%h \%h \ \ n " , i n t f . R 6 _ r i s c [ j ] , i n t f .
R6_ar r [ j +n ] , i n t f . R6_g [ k+n−w] ) ; end
856
857 i f ( ( i n t f . R 7 _ r i s c [ j ] != i n t f . R7_ar r [ j +n ] ) | | ( i n t f . R 7 _ r i s c [ j ]
!= i n t f . R7_g [ k+n−w] ) | | ( ^ i n t f . R 7 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
858 \ $ d i s p l a y ( " R7 \%h \%h \%h * " , i n t f . R 7 _ r i s c [ j ] , i n t f . R7_ar r [
j +n ] , i n t f . R7_g [ k+n−w] ) ;
859 \ $ f w r i t e ( f i l e _ S , "R7 \%h \%h \%h * \ \ n " , i n t f . R 7 _ r i s c [ j ] ,
i n t f . R7_ar r [ j +n ] , i n t f . R7_g [ k+n−w] ) ; end
860
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861 e l s e b e g i n
862 \ $ d i s p l a y ( " R7 \%h \%h \%h " , i n t f . R 7 _ r i s c [ j ] , i n t f . R7_ar r [ j +
n ] , i n t f . R7_g [ k+n−w] ) ;
863 \ $ f w r i t e ( f i l e _ S , "R7 \%h \%h \%h \ \ n " , i n t f . R 7 _ r i s c [ j ] , i n t f .
R7_ar r [ j +n ] , i n t f . R7_g [ k+n−w] ) ; end
864
865 i f ( ( i n t f . R 8 _ r i s c [ j ] != i n t f . R8_ar r [ j +n ] ) | | ( i n t f . R 8 _ r i s c [ j ]
!= i n t f . R8_g [ k+n−w] ) | | ( ^ i n t f . R 8 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
866 \ $ d i s p l a y ( "R8 \%h \%h \%h * " , i n t f . R 8 _ r i s c [ j ] , i n t f . R8_ar r [
j +n ] , i n t f . R8_g [ k+n−w] ) ;
867 \ $ f w r i t e ( f i l e _ S , "R8 \%h \%h \%h * \ \ n " , i n t f . R 8 _ r i s c [ j ] ,
i n t f . R8_ar r [ j +n ] , i n t f . R8_g [ k+n−w] ) ; end
868
869 e l s e b e g i n
870 \ $ d i s p l a y ( "R8 \%h \%h \%h " , i n t f . R 8 _ r i s c [ j ] , i n t f . R8_ar r [ j +
n ] , i n t f . R8_g [ k+n−w] ) ;
871 \ $ f w r i t e ( f i l e _ S , "R8 \%h \%h \%h \ \ n " , i n t f . R 8 _ r i s c [ j ] , i n t f .
R8_ar r [ j +n ] , i n t f . R8_g [ k+n−w] ) ; end
872
873 i f ( ( i n t f . R 9 _ r i s c [ j ] != i n t f . R9_ar r [ j +n ] ) | | ( i n t f . R 9 _ r i s c [ j ]
!= i n t f . R9_g [ k+n−w] ) | | ( ^ i n t f . R 9 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
874 \ $ d i s p l a y ( " R9 \%h \%h \%h * " , i n t f . R 9 _ r i s c [ j ] , i n t f . R9_ar r [
j +n ] , i n t f . R9_g [ k+n−w] ) ;
875 \ $ f w r i t e ( f i l e _ S , "R9 \%h \%h \%h * \ \ n " , i n t f . R 9 _ r i s c [ j ] ,
i n t f . R9_ar r [ j +n ] , i n t f . R9_g [ k+n−w] ) ; end
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876
877 e l s e b e g i n
878 \ $ d i s p l a y ( " R9 \%h \%h \%h " , i n t f . R 9 _ r i s c [ j ] , i n t f . R9_ar r [ j +
n ] , i n t f . R9_g [ k+n−w] ) ;
879 \ $ f w r i t e ( f i l e _ S , "R9 \%h \%h \%h \ \ n " , i n t f . R 9 _ r i s c [ j ] , i n t f .
R9_ar r [ j +n ] , i n t f . R9_g [ k+n−w] ) ; end
880
881 i f ( ( i n t f . R 1 0 _ r i s c [ j ] != i n t f . R10_ar r [ j +n ] ) | | ( i n t f . R 1 0 _ r i s c [
j ] != i n t f . R10_g [ k+n−w] ) | | ( ^ i n t f . R 1 0 _ r i s c [ j ] === 1 ’ bx ) )
b e g i n
882 \ $ d i s p l a y ( " R10 \%h \%h \%h * " , i n t f . R 1 0 _ r i s c [ j ] , i n t f .
R10_ar r [ j +n ] , i n t f . R10_g [ k+n−w] ) ;
883 \ $ f w r i t e ( f i l e _ S , " R10 \%h \%h \%h * \ \ n " , i n t f . R 1 0 _ r i s c [ j ] ,
i n t f . R10_ar r [ j +n ] , i n t f . R10_g [ k+n−w] ) ; end
884
885 e l s e b e g i n
886 \ $ d i s p l a y ( " R10 \%h \%h \%h " , i n t f . R 1 0 _ r i s c [ j ] , i n t f . R10_ar r [
j +n ] , i n t f . R10_g [ k+n−w] ) ;
887 \ $ f w r i t e ( f i l e _ S , " R10 \%h \%h \%h \ \ n " , i n t f . R 1 0 _ r i s c [ j ] ,
i n t f . R10_ar r [ j +n ] , i n t f . R10_g [ k+n−w] ) ; end
888
889 i f ( ( i n t f . R 1 1 _ r i s c [ j ] != i n t f . R11_ar r [ j +n ] ) | | ( i n t f . R 1 1 _ r i s c [
j ] != i n t f . R11_g [ k+n−w] ) | | ( ^ i n t f . R 1 1 _ r i s c [ j ] === 1 ’ bx ) )
b e g i n
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890 \ $ d i s p l a y ( " R11 \%h \%h \%h * " , i n t f . R 1 1 _ r i s c [ j ] , i n t f .
R11_ar r [ j +n ] , i n t f . R11_g [ k+n−w] ) ;
891 \ $ f w r i t e ( f i l e _ S , " R11 \%h \%h \%h * \ \ n " , i n t f . R 1 1 _ r i s c [ j ] ,
i n t f . R11_ar r [ j +n ] , i n t f . R11_g [ k+n−w] ) ; end
892
893 e l s e b e g i n
894 \ $ d i s p l a y ( " R11 \%h \%h \%h " , i n t f . R 1 1 _ r i s c [ j ] , i n t f . R11_ar r [
j +n ] , i n t f . R11_g [ k+n−w] ) ;
895 \ $ f w r i t e ( f i l e _ S , " R11 \%h \%h \%h \ \ n " , i n t f . R 1 1 _ r i s c [ j ] ,
i n t f . R11_ar r [ j +n ] , i n t f . R11_g [ k+n−w] ) ; end
896
897 i f ( ( i n t f . R 1 2 _ r i s c [ j ] != i n t f . R12_ar r [ j +n ] ) | | ( i n t f . R 1 2 _ r i s c [
j ] != i n t f . R12_g [ k+n−w] ) | | ( ^ i n t f . R 1 2 _ r i s c [ j ] === 1 ’ bx ) )
b e g i n
898 \ $ d i s p l a y ( " R12 \%h \%h \%h * " , i n t f . R 1 2 _ r i s c [ j ] , i n t f .
R12_ar r [ j +n ] , i n t f . R12_g [ k+n−w] ) ;
899 \ $ f w r i t e ( f i l e _ S , " R12 \%h \%h \%h * \ \ n " , i n t f . R 1 2 _ r i s c [ j ] ,
i n t f . R12_ar r [ j +n ] , i n t f . R12_g [ k+n−w] ) ; end
900
901 e l s e b e g i n
902 \ $ d i s p l a y ( " R12 \%h \%h \%h " , i n t f . R 1 2 _ r i s c [ j ] , i n t f . R12_ar r [
j +n ] , i n t f . R12_g [ k+n−w] ) ;
903 \ $ f w r i t e ( f i l e _ S , " R12 \%h \%h \%h \ \ n " , i n t f . R 1 2 _ r i s c [ j ] ,
i n t f . R12_ar r [ j +n ] , i n t f . R12_g [ k+n−w] ) ; end
904
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905 i f ( ( i n t f . R 1 3 _ r i s c [ j ] != i n t f . R13_ar r [ j +n ] ) | | ( i n t f . R 1 3 _ r i s c [
j ] != i n t f . R13_g [ k+n−w] ) | | ( ^ i n t f . R 1 3 _ r i s c [ j ] === 1 ’ bx ) )
b e g i n
906 \ $ d i s p l a y ( " R13 \%h \%h \%h * " , i n t f . R 1 3 _ r i s c [ j ] , i n t f .
R13_ar r [ j +n ] , i n t f . R13_g [ k+n−w] ) ;
907 \ $ f w r i t e ( f i l e _ S , " R13 \%h \%h \%h * \ \ n " , i n t f . R 1 3 _ r i s c [ j ] ,
i n t f . R13_ar r [ j +n ] , i n t f . R13_g [ k+n−w] ) ; end
908
909 e l s e b e g i n
910 \ $ d i s p l a y ( " R13 \%h \%h \%h " , i n t f . R 1 3 _ r i s c [ j ] , i n t f . R13_ar r [
j +n ] , i n t f . R13_g [ k+n−w] ) ;
911 \ $ f w r i t e ( f i l e _ S , " R13 \%h \%h \%h \ \ n " , i n t f . R 1 3 _ r i s c [ j ] ,
i n t f . R13_ar r [ j +n ] , i n t f . R13_g [ k+n−w] ) ; end
912
913 i f ( ( i n t f . R 1 4 _ r i s c [ j ] != i n t f . R14_ar r [ j +n ] ) | | ( i n t f . R 1 4 _ r i s c [
j ] != i n t f . R14_g [ k+n−w] ) | | ( ^ i n t f . R 1 4 _ r i s c [ j ] === 1 ’ bx ) )
b e g i n
914 \ $ d i s p l a y ( " R14 \%h \%h \%h * " , i n t f . R 1 4 _ r i s c [ j ] , i n t f .
R14_ar r [ j +n ] , i n t f . R14_g [ k+n−w] ) ;
915 \ $ f w r i t e ( f i l e _ S , " R14 \%h \%h \%h * \ \ n " , i n t f . R 1 4 _ r i s c [ j ] ,
i n t f . R14_ar r [ j +n ] , i n t f . R14_g [ k+n−w] ) ; end
916
917 e l s e b e g i n
918 \ $ d i s p l a y ( " R14 \%h \%h \%h " , i n t f . R 1 4 _ r i s c [ j ] , i n t f . R14_ar r [
j +n ] , i n t f . R14_g [ k+n−w] ) ;
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919 \ $ f w r i t e ( f i l e _ S , " R14 \%h \%h \%h \ \ n " , i n t f . R 1 4 _ r i s c [ j ] ,
i n t f . R14_ar r [ j +n ] , i n t f . R14_g [ k+n−w] ) ; end
920
921 i f ( ( i n t f . R 1 5 _ r i s c [ j ] != i n t f . R15_ar r [ j +n ] ) | | ( i n t f . R 1 5 _ r i s c [
j ] != i n t f . R15_g [ k+n−w] ) | | ( ^ i n t f . R 1 5 _ r i s c [ j ] === 1 ’ bx ) )
b e g i n
922 \ $ d i s p l a y ( " R15 \%h \%h \%h * " , i n t f . R 1 5 _ r i s c [ j ] , i n t f .
R15_ar r [ j +n ] , i n t f . R15_g [ k+n−w] ) ;
923 \ $ f w r i t e ( f i l e _ S , " R15 \%h \%h \%h * \ \ n " , i n t f . R 1 5 _ r i s c [ j ] ,
i n t f . R15_ar r [ j +n ] , i n t f . R15_g [ k+n−w] ) ; end
924
925 e l s e b e g i n
926 \ $ d i s p l a y ( " R15 \%h \%h \%h " , i n t f . R 1 5 _ r i s c [ j ] , i n t f . R15_ar r [
j +n ] , i n t f . R15_g [ k+n−w] ) ;
927 \ $ f w r i t e ( f i l e _ S , " R15 \%h \%h \%h \ \ n " , i n t f . R 1 5 _ r i s c [ j ] ,
i n t f . R15_ar r [ j +n ] , i n t f . R15_g [ k+n−w] ) ; end
928
929 / / a s s i g n i n g t h e i n d i v i d u a l s t a t u s b i t s t o a v a r i a b l e and t o
d i s p l a y
930 s t 1 = i n t f . S R _ r i s c [ j ] [ 7 ] ; s t 2 = i n t f . S R _ r i s c [ j ] [ 6 ] ; s t 3 = i n t f .
S R _ r i s c [ j ] [ 5 ] ; s t 4 = i n t f . S R _ r i s c [ j ] [ 4 ] ;
931 s t p 1 = i n t f . SR_g [ k+n−w ] [ 7 ] ; s t p 2 = i n t f . SR_g [ k+n−w ] [ 6 ] ; s t p 3 =
i n t f . SR_g [ k+n−w ] [ 5 ] ; s t p 4 = i n t f . SR_g [ k+n−w ] [ 4 ] ;
932
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933 i f ( ( i n t f . S R _ r i s c [ j ] != i n t f . SR_arr [ j +n ] ) | | ( i n t f . S R _ r i s c [ j ]
!= i n t f . SR_g [ k+n−w] ) | | ( ^ i n t f . S R _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
934 \ $ d i s p l a y ( "SR \%h \%h \%h * " , i n t f . S R _ r i s c [ j ] , i n t f . SR_arr [
j +n ] , i n t f . SR_g [ k+n−w] ) ;
935 \ $ f w r i t e ( f i l e _ S , "SR \%h \%h \%h * \ \ n " , i n t f . S R _ r i s c [ j ] ,
i n t f . SR_arr [ j +n ] , i n t f . SR_g [ k+n−w] ) ; end
936
937 e l s e b e g i n
938 \ $ d i s p l a y ( "SR \%h \%h \%h " , i n t f . S R _ r i s c [ j ] , i n t f . SR_arr [ j +
n ] , i n t f . SR_g [ k+n−w] ) ;
939 \ $ f w r i t e ( f i l e _ S , "SR \%h \%h \%h \ \ n " , i n t f . S R _ r i s c [ j ] , i n t f .
SR_arr [ j +n ] , i n t f . SR_g [ k+n−w] ) ; end
940
941 \ $ d i s p l a y ( "PC %4h %5h %5h " , j , i n t f . PC_pl [m−w] , i n t f . PC_pl [m
−w] ) ;
942 \ $ f w r i t e ( f i l e _ S , "PC %4h %5h %5h \ \ n " , j , i n t f . PC_pl [m−w] ,
i n t f . PC_pl [m−w] ) ;
943
944 i f ( ( i n t f . S R _ r i s c [ j ] != i n t f . SR_arr [ j +n ] ) | | ( i n t f . S R _ r i s c [ j ]
!= i n t f . SR_g [ k+n−w] ) | | ( ^ i n t f . S R _ r i s c [ j ] === 1 ’ bx ) )
945 b e g i n
946 \ $ d i s p l a y ( " S t a t u s B i t s ( p r o c e s s o r ) : SR=\%h ; C=\%d , N=\%d , V=\%
d , Z=\%d " , i n t f . S R _ r i s c [ j−w] , s t 1 , s t 2 , s t 3 , s t 4 ) ;
947 \ $ d i s p l a y ( " S t a t u s B i t s ( e x p e c t e d ) : SR=%4h ; C=\%d , N=\%d , V=\%d
, Z=\%d " , i n t f . SR_g [ k+n−w] , s tp1 , s tp2 , s tp3 , s t p 4 ) ;
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948 \ $ f w r i t e ( f i l e _ S , " S t a t u s B i t s ( p r o c e s s o r ) : SR=\%h ; C=\%d , N=\%
d , V=\%d , Z=\%d \ \ n " , i n t f . S R _ r i s c [ j−w] , s t 1 , s t 2 , s t 3 , s t 4 ) ;
949 \ $ f w r i t e ( f i l e _ S , " S t a t u s B i t s ( e x p e c t e d ) : SR=%4h ; C=\%d , N=\%d
, V=\%d , Z=\%d \ \ n " , i n t f . SR_g [ k+n−w] , s tp1 , s tp2 , s tp3 , s t p 4 ) ;
950 end
951 e l s e b e g i n
952 \ $ d i s p l a y ( " S t a t u s B i t s : C=\%d , N=\%d , V=\%d , Z=\%d " , s t 1 , s t 2 ,
s t 3 , s t 4 ) ;
953 \ $ f w r i t e ( f i l e _ S , " S t a t u s B i t s : C=\%d , N=\%d , V=\%d , Z=\%d \ \ n " ,
s t 1 , s t 2 , s t 3 , s t 4 ) ; end
954
955 \ $ d i s p l a y
("−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\\n
\ \ n " ) ;
956 \ $ f w r i t e ( f i l e _ S ,
"−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\\n \ \
n " ) ;
957
958 end
959 \ $ f i n i s h ;
960 end
961 e n d t a s k
962
963 i n i t i a l
964 #23000 \ $ f i n i s h ;






970 e l s e
971 {
972 p r i n t OUTPUT<<EOF ;
973
974 i f ( p r i n t _ f l a g == 0)
975 b e g i n
976 / / p r i n t i n g t h e r e g i s t e r ( gen p u r p o s e and s t a t u s ) v a l u e s i n t h e
f i l e R . t
977 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; . \ \ t " , j , i n t f .
PC_pl [m] , i n t f . PC_pl [m] ) ;
978 i f ( ( j != i n t f . PC_pl [m] ) )
979 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; PC_j= j ; f l a g =1; p r i n t _ c o n ; end
980
981 / / t o p r i n t t h e opcodes i n a f i l e ( i f t h e r e i s a PC e r r o r don t
p r i n t t h e n e x t i n s t r u c t i o n )
982 i f ( f l a g == 1)
983 $ f w r i t e ( f i l e _ T , " \ \ n " ) ;
984 e l s e
985 $ f w r i t e ( f i l e _ T , "\%2 h \ \ n " , i n t f . mem_array [ j ] [ $p : $q ] ) ;
986
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987 $ f w r i t e ( f i l e _ R , "@\%h : \%h , \%h , \%h ; \ \ t " , j , i n t f . R 0 _ r i s c [ j ] ,
i n t f . R0_ar r [ j +n ] , i n t f . R0_g [ k+n ] ) ; / / add f e a t u r e t h a t w i l l
e n a b l e m u l t i p l e s t a l l s
988 i f ( ( i n t f . R 0 _ r i s c [ j ] != i n t f . R0_ar r [ j +n ] ) | | ( i n t f . R 0 _ r i s c [ j
] != i n t f . R0_g [ k+n ] ) | | ( ^ i n t f . R 0 _ r i s c [ j ] === 1 ’ bx ) )
989 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
990 i f ( ^ i n t f . R 0 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
991 p r i n t _ c o n ; end
992
993 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 1 _ r i s c [ j ] , i n t f . R1_ar r [ j +n ] , i n t f . R1_g [ k+n ] ) ;
994 i f ( ( i n t f . R 1 _ r i s c [ j ] != i n t f . R1_ar r [ j +n ] ) | | ( i n t f . R 1 _ r i s c [ j
] != i n t f . R1_g [ k+n ] ) | | ( ^ i n t f . R 1 _ r i s c [ j ] === 1 ’ bx ) )
995 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
996 i f ( ^ i n t f . R 1 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
997 p r i n t _ c o n ; end
998
999 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 2 _ r i s c [ j ] , i n t f . R2_ar r [ j +n ] , i n t f . R2_g [ k+n ] ) ;
1000 i f ( ( i n t f . R 2 _ r i s c [ j ] != i n t f . R2_ar r [ j +n ] ) | | ( i n t f . R 2 _ r i s c [ j
] != i n t f . R2_g [ k+n ] ) | | ( ^ i n t f . R 2 _ r i s c [ j ] === 1 ’ bx ) )
1001 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
1002 i f ( ^ i n t f . R 2 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
1003 p r i n t _ c o n ; end
1004
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1005 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 3 _ r i s c [ j ] , i n t f . R3_ar r [ j +n ] , i n t f . R3_g [ k+n ] ) ;
1006 i f ( ( i n t f . R 3 _ r i s c [ j ] != i n t f . R3_ar r [ j +n ] ) | | ( i n t f . R 3 _ r i s c [ j
] != i n t f . R3_g [ k+n ] ) | | ( ^ i n t f . R 3 _ r i s c [ j ] === 1 ’ bx ) )
1007 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
1008 i f ( ^ i n t f . R 3 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
1009 p r i n t _ c o n ; end
1010
1011 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 4 _ r i s c [ j ] , i n t f . R4_ar r [ j +n ] , i n t f . R4_g [ k+n ] ) ;
1012 i f ( ( i n t f . R 4 _ r i s c [ j ] != i n t f . R4_ar r [ j +n ] ) | | ( i n t f . R 4 _ r i s c [ j
] != i n t f . R4_g [ k+n ] ) | | ( ^ i n t f . R 4 _ r i s c [ j ] === 1 ’ bx ) )
1013 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
1014 i f ( ^ i n t f . R 4 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
1015 p r i n t _ c o n ; end
1016
1017 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 5 _ r i s c [ j ] , i n t f . R5_ar r [ j +n ] , i n t f . R5_g [ k+n ] ) ;
1018 i f ( ( i n t f . R 5 _ r i s c [ j ] != i n t f . R5_ar r [ j +n ] ) | | ( i n t f . R 5 _ r i s c [ j
] != i n t f . R5_g [ k+n ] ) | | ( ^ i n t f . R 5 _ r i s c [ j ] === 1 ’ bx ) )
1019 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
1020 i f ( ^ i n t f . R 5 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
1021 p r i n t _ c o n ; end
1022
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1023 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 6 _ r i s c [ j ] , i n t f . R6_ar r [ j +n ] , i n t f . R6_g [ k+n ] ) ;
1024 i f ( ( i n t f . R 6 _ r i s c [ j ] != i n t f . R6_ar r [ j +n ] ) | | ( i n t f . R 6 _ r i s c [ j
] != i n t f . R6_g [ k+n ] ) | | ( ^ i n t f . R 6 _ r i s c [ j ] === 1 ’ bx ) )
1025 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
1026 i f ( ^ i n t f . R 6 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
1027 p r i n t _ c o n ; end
1028
1029 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; \ \ t " , i n t f .
R 7 _ r i s c [ j ] , i n t f . R7_ar r [ j +n ] , i n t f . R7_g [ k+n ] ) ;
1030 i f ( ( i n t f . R 7 _ r i s c [ j ] != i n t f . R7_ar r [ j +n ] ) | | ( i n t f . R 7 _ r i s c [ j
] != i n t f . R7_g [ k+n ] ) | | ( ^ i n t f . R 7 _ r i s c [ j ] === 1 ’ bx ) )
1031 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
1032 i f ( ^ i n t f . R 7 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
1033 p r i n t _ c o n ; end
1034
1035 $ f w r i t e ( f i l e _ R , " \%h , \%h , \%h ; . \ \ t " , i n t f .
S R _ r i s c [ j ] , i n t f . SR_arr [ j +n ] , i n t f . SR_g [ k+n ] ) ;
1036 i f ( ( i n t f . S R _ r i s c [ j ] != i n t f . SR_arr [ j +n ] ) | | ( i n t f . S R _ r i s c [ j
] != i n t f . SR_g [ k+n ] ) | | ( ^ i n t f . S R _ r i s c [ j ] === 1 ’ bx ) )
1037 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; f l agSR = ( f l agSR == 2) ? f l agSR : 1 ;
p r i n t _ c o n ; end
1038
1039
1040 $ f w r i t e ( f i l e _ P , "@\%h j =\%h \ \ n " , k , j ) ;
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1041 k = k +1;
1042 $ f w r i t e ( f i l e _ R , " \ \ n \ \ n " ) ;
1043 i f ( j != i n t f . PC_pl [m] )
1044 b e g i n
1045 $ f w r i t e ( f i l e _ Q , "@\%h , p e r l = \%h , t e s t b e n c h = \%h \ \ n " , m, i n t f





1050 j = j +1 ; g = g +1; t = t +1 ;
1051 end
1052 end
1053 t a s k p r i n t _ c o n ;
1054 b e g i n
1055 f o r (w= $ l e n ; w>=0; w=w−1)
1056 b e g i n
1057 i f ( (w == 0) && ( f l a g != 1) ) / / a l l e r r o r s e x c e p t PC e r r o r
1058 b e g i n
1059 i f ( f l agSR == 1)
1060 \ $ d i s p l a y ( "A Mismatch Occur red S @\%4h ! $name " , i n t f . PC_pl [m−
w] ) ;
1061 e l s e i f ( f l agSR == 2)
1062 \ $ d i s p l a y ( "A Mismatch Occur red R @\%4h ! $name " , i n t f . PC_pl [m−
w] ) ;
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1063 e l s e
1064 \ $ d i s p l a y ( "A Mismatch Occur red @\%4h ! $name " , i n t f . PC_pl [m−w
] ) ;
1065
1066 \ $ d i s p l a y ( " \ \ tTime : \% t ps \ \ n " , \ $ t ime ) ;
1067
1068 i f ( f l agSR == 1)
1069 \ $ f w r i t e ( f i l e _ S , "A Mismatch Occur red S @\%4h ! $name " , i n t f .
PC_pl [m−w] ) ;
1070 e l s e i f ( f l agSR == 2)
1071 \ $ f w r i t e ( f i l e _ S , "A Mismatch Occur red R @\%4h ! $name " , i n t f .
PC_pl [m−w] ) ;
1072 e l s e
1073 \ $ f w r i t e ( f i l e _ S , "A Mismatch Occur red @\%4h ! $name " , i n t f .
PC_pl [m−w] ) ;
1074
1075 \ $ f w r i t e ( f i l e _ S , " \ \ tTime : \% t ps \ \ n " , \ $ t ime ) ;
1076
1077
1078 p = 0 ;
1079 end
1080 i f ( (w == 0) && ( f l a g == 1) ) / / when PC e r r o r i s p r e s e n t
1081 b e g i n
1082 \ $ d i s p l a y ( "A Mismatch Occur red PC @%4h ! $name " , i n t f . PC_pl [m−
w] ) ;
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1083 \ $ d i s p l a y ( " \ tTime : \% t ps \ \ n " , \ $ t ime ) ;
1084
1085 \ $ f w r i t e ( f i l e _ S , "A Mismatch Occur red PC @%4h ! $name " , i n t f .
PC_pl [m−w] ) ;
1086 \ $ f w r i t e ( f i l e _ S , " \ tTime : \% t ps \ \ n " , \ $ t ime ) ;
1087
1088 i f ( i n t f . mem_array [ j ] [ $p : $q ] == i n t f . r e t _ r i s c ) b e g i n
1089 \ $ d i s p l a y ( " I n s t r u c t i o n @%4h : \%h " , i n t f . PC_pl [m−1] , i n t f .
mem_array [ j ] ) ;
1090 \ $ f w r i t e ( f i l e _ S , " I n s t r u c t i o n @%4h : \%h \ \ n " , i n t f . PC_pl [m
−1] , i n t f . mem_array [ j ] ) ; end
1091 e l s e b e g i n
1092 \ $ d i s p l a y ( " I n s t r u c t i o n @%4h : \%h " , i n t f . PC_pl [m−2] , i n t f .
mem_array [ j −1]) ;
1093 \ $ f w r i t e ( f i l e _ S , " I n s t r u c t i o n @%4h : \%h \ \ n " , i n t f . PC_pl [m
−2] , i n t f . mem_array [ j −1]) ; end
1094
1095 \ $ d i s p l a y ( "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−" ) ;
1096 \ $ d i s p l a y ( " P r o c e s s o r Model G e n e r a t o r \ \ n " ) ;
1097
1098
1099 \ $ f w r i t e ( f i l e _ S , "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\\n " ) ;
1100 \ $ f w r i t e ( f i l e _ S , " P r o c e s s o r Model G e n e r a t o r \ \ n " ) ;
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1101
1102 j = i n t f . PC_pl [m−w ] ;
1103 \ $ d i s p l a y ( "PC %4h \%h \%h * " , PC_j , i n t f . PC_pl [m−w] , i n t f .
PC_pl [m−w] ) ;
1104 \ $ f w r i t e ( f i l e _ S , "PC %4h \%h \%h * \ \ n " , PC_j , i n t f . PC_pl [m−w
] , i n t f . PC_pl [m−w] ) ;
1105 \ $ d i s p l a y ( "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−" ) ;
1106 \ $ f w r i t e ( f i l e _ S , "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\\n " )
;
1107 \ $ d i s p l a y ( " \ \ n " ) ;
1108 \ $ f w r i t e ( f i l e _ S , " \ \ n " ) ;
1109 p = 0 ;
1110 \ $ f i n i s h ;
1111 end
1112
1113 j = i n t f . PC_pl [m−w ] ;
1114 \ $ d i s p l a y ( " \ \ t I n s t r u c t i o n @%4h : \%h " , i n t f . PC_pl [m−w] , i n t f .
mem_array [ j ] ) ;
1115 \ $ d i s p l a y ( "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−" ) ;
1116 \ $ d i s p l a y ( " P r o c e s s o r Model G e n e r a t o r \ \ n " ) ;
1117
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1118 \ $ f w r i t e ( f i l e _ S , " \ \ t I n s t r u c t i o n @%4h : \%h \ \ n " , i n t f . PC_pl [m−
w] , i n t f . mem_array [ j ] ) ;
1119 \ $ f w r i t e ( f i l e _ S , "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\\n " ) ;
1120 \ $ f w r i t e ( f i l e _ S , " P r o c e s s o r Model G e n e r a t o r \ \ n " ) ;
1121
1122 i f ( ( i n t f . mem_array [ j ] [ $p : $q ] == i n t f . l o a d _ r i s c ) && ( ( i n t f .
mem_array [ j −1][ $p : $q ] ! = i n t f . c a l _ r i s c ) && ( i n t f . mem_array [ j
−1][ $p : $q ] ! = i n t f . j m p _ r i s c ) && ( i n t f . mem_array [ j −1][ $p : $q ] ! =
i n t f . s t _ r i s c ) && ( i n t f . mem_array [ j −1][ $p : $q ] ! = i n t f . l o a d _ r i s c )
) | | ( ( j ==0) && ( i n t f . mem_array [ j ] [ $p : $q ] == i n t f . l o a d _ r i s c )
) )
1123 n =1; e l s e n =0;
1124
1125 i f ( ( i n t f . R 0 _ r i s c [ j ] != i n t f . R0_ar r [ j +n ] ) | | ( i n t f . R 0 _ r i s c [ j ]
!= i n t f . R0_g [ k+n−w] ) | | ( ^ i n t f . R 0 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
1126 \ $ d i s p l a y ( " R0 \%h \%h \%h * " , i n t f . R 0 _ r i s c [ j ] , i n t f . R0_ar r [
j +n ] , i n t f . R0_g [ k+n−w] ) ;
1127 \ $ f w r i t e ( f i l e _ S , "R0 \%h \%h \%h * \ \ n " , i n t f . R 0 _ r i s c [ j ] ,
i n t f . R0_ar r [ j +n ] , i n t f . R0_g [ k+n−w] ) ; end
1128
1129 e l s e b e g i n
1130 \ $ d i s p l a y ( " R0 \%h \%h \%h " , i n t f . R 0 _ r i s c [ j ] , i n t f . R0_ar r [ j +
n ] , i n t f . R0_g [ k+n−w] ) ;
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1131 \ $ f w r i t e ( f i l e _ S , "R0 \%h \%h \%h \ \ n " , i n t f . R 0 _ r i s c [ j ] , i n t f .
R0_ar r [ j +n ] , i n t f . R0_g [ k+n−w] ) ; end
1132
1133 i f ( ( i n t f . R 1 _ r i s c [ j ] != i n t f . R1_ar r [ j +n ] ) | | ( i n t f . R 1 _ r i s c [ j ]
!= i n t f . R1_g [ k+n−w] ) | | ( ^ i n t f . R 1 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
1134 \ $ d i s p l a y ( "R1 \%h \%h \%h * " , i n t f . R 1 _ r i s c [ j ] , i n t f . R1_ar r [
j +n ] , i n t f . R1_g [ k+n−w] ) ;
1135 \ $ f w r i t e ( f i l e _ S , "R1 \%h \%h \%h * \ \ n " , i n t f . R 1 _ r i s c [ j ] ,
i n t f . R1_ar r [ j +n ] , i n t f . R1_g [ k+n−w] ) ; end
1136
1137 e l s e b e g i n
1138 \ $ d i s p l a y ( "R1 \%h \%h \%h " , i n t f . R 1 _ r i s c [ j ] , i n t f . R1_ar r [ j +
n ] , i n t f . R1_g [ k+n−w] ) ;
1139 \ $ f w r i t e ( f i l e _ S , "R1 \%h \%h \%h \ \ n " , i n t f . R 1 _ r i s c [ j ] , i n t f .
R1_ar r [ j +n ] , i n t f . R1_g [ k+n−w] ) ; end
1140
1141 i f ( ( i n t f . R 2 _ r i s c [ j ] != i n t f . R2_ar r [ j +n ] ) | | ( i n t f . R 2 _ r i s c [ j ]
!= i n t f . R2_g [ k+n−w] ) | | ( ^ i n t f . R 2 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
1142 \ $ d i s p l a y ( " R2 \%h \%h \%h * " , i n t f . R 2 _ r i s c [ j ] , i n t f . R2_ar r [
j +n ] , i n t f . R2_g [ k+n−w] ) ;
1143 \ $ f w r i t e ( f i l e _ S , "R2 \%h \%h \%h * \ \ n " , i n t f . R 2 _ r i s c [ j ] ,
i n t f . R2_ar r [ j +n ] , i n t f . R2_g [ k+n−w] ) ; end
1144
1145 e l s e b e g i n
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1146 \ $ d i s p l a y ( " R2 \%h \%h \%h " , i n t f . R 2 _ r i s c [ j ] , i n t f . R2_ar r [ j +
n ] , i n t f . R2_g [ k+n−w] ) ;
1147 \ $ f w r i t e ( f i l e _ S , "R2 \%h \%h \%h \ \ n " , i n t f . R 2 _ r i s c [ j ] , i n t f .
R2_ar r [ j +n ] , i n t f . R2_g [ k+n−w] ) ; end
1148
1149 i f ( ( i n t f . R 3 _ r i s c [ j ] != i n t f . R3_ar r [ j +n ] ) | | ( i n t f . R 3 _ r i s c [ j ]
!= i n t f . R3_g [ k+n−w] ) | | ( ^ i n t f . R 3 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
1150 \ $ d i s p l a y ( "R3 \%h \%h \%h * " , i n t f . R 3 _ r i s c [ j ] , i n t f . R3_ar r [
j +n ] , i n t f . R3_g [ k+n−w] ) ;
1151 \ $ f w r i t e ( f i l e _ S , "R3 \%h \%h \%h * \ \ n " , i n t f . R 3 _ r i s c [ j ] ,
i n t f . R3_ar r [ j +n ] , i n t f . R3_g [ k+n−w] ) ; end
1152
1153 e l s e b e g i n
1154 \ $ d i s p l a y ( "R3 \%h \%h \%h " , i n t f . R 3 _ r i s c [ j ] , i n t f . R3_ar r [ j +
n ] , i n t f . R3_g [ k+n−w] ) ;
1155 \ $ f w r i t e ( f i l e _ S , "R3 \%h \%h \%h \ \ n " , i n t f . R 3 _ r i s c [ j ] , i n t f .
R3_ar r [ j +n ] , i n t f . R3_g [ k+n−w] ) ; end
1156
1157 i f ( ( i n t f . R 4 _ r i s c [ j ] != i n t f . R4_ar r [ j +n ] ) | | ( i n t f . R 4 _ r i s c [ j ]
!= i n t f . R4_g [ k+n−w] ) | | ( ^ i n t f . R 4 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
1158 \ $ d i s p l a y ( " R4 \%h \%h \%h * " , i n t f . R 4 _ r i s c [ j ] , i n t f . R4_ar r [
j +n ] , i n t f . R4_g [ k+n−w] ) ;
1159 \ $ f w r i t e ( f i l e _ S , "R4 \%h \%h \%h * \ \ n " , i n t f . R 4 _ r i s c [ j ] ,
i n t f . R4_ar r [ j +n ] , i n t f . R4_g [ k+n−w] ) ; end
1160
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1161 e l s e b e g i n
1162 \ $ d i s p l a y ( " R4 \%h \%h \%h " , i n t f . R 4 _ r i s c [ j ] , i n t f . R4_ar r [ j +
n ] , i n t f . R4_g [ k+n−w] ) ;
1163 \ $ f w r i t e ( f i l e _ S , "R4 \%h \%h \%h \ \ n " , i n t f . R 4 _ r i s c [ j ] , i n t f .
R4_ar r [ j +n ] , i n t f . R4_g [ k+n−w] ) ; end
1164
1165 i f ( ( i n t f . R 5 _ r i s c [ j ] != i n t f . R5_ar r [ j +n ] ) | | ( i n t f . R 5 _ r i s c [ j ]
!= i n t f . R5_g [ k+n−w] ) | | ( ^ i n t f . R 5 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
1166 \ $ d i s p l a y ( "R5 \%h \%h \%h * " , i n t f . R 5 _ r i s c [ j ] , i n t f . R5_ar r [
j +n ] , i n t f . R5_g [ k+n−w] ) ;
1167 \ $ f w r i t e ( f i l e _ S , "R5 \%h \%h \%h * \ \ n " , i n t f . R 5 _ r i s c [ j ] ,
i n t f . R5_ar r [ j +n ] , i n t f . R5_g [ k+n−w] ) ; end
1168
1169 e l s e b e g i n
1170 \ $ d i s p l a y ( "R5 \%h \%h \%h " , i n t f . R 5 _ r i s c [ j ] , i n t f . R5_ar r [ j +
n ] , i n t f . R5_g [ k+n−w] ) ;
1171 \ $ f w r i t e ( f i l e _ S , "R5 \%h \%h \%h \ \ n " , i n t f . R 5 _ r i s c [ j ] , i n t f .
R5_ar r [ j +n ] , i n t f . R5_g [ k+n−w] ) ; end
1172
1173 i f ( ( i n t f . R 6 _ r i s c [ j ] != i n t f . R6_ar r [ j +n ] ) | | ( i n t f . R 6 _ r i s c [ j ]
!= i n t f . R6_g [ k+n−w] ) | | ( ^ i n t f . R 6 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
1174 \ $ d i s p l a y ( " R6 \%h \%h \%h * " , i n t f . R 6 _ r i s c [ j ] , i n t f . R6_ar r [
j +n ] , i n t f . R6_g [ k+n−w] ) ;
1175 \ $ f w r i t e ( f i l e _ S , "R6 \%h \%h \%h * \ \ n " , i n t f . R 6 _ r i s c [ j ] ,
i n t f . R6_ar r [ j +n ] , i n t f . R6_g [ k+n−w] ) ; end
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1176
1177 e l s e b e g i n
1178 \ $ d i s p l a y ( " R6 \%h \%h \%h " , i n t f . R 6 _ r i s c [ j ] , i n t f . R6_ar r [ j +
n ] , i n t f . R6_g [ k+n−w] ) ;
1179 \ $ f w r i t e ( f i l e _ S , "R6 \%h \%h \%h \ \ n " , i n t f . R 6 _ r i s c [ j ] , i n t f .
R6_ar r [ j +n ] , i n t f . R6_g [ k+n−w] ) ; end
1180
1181 i f ( ( i n t f . R 7 _ r i s c [ j ] != i n t f . R7_ar r [ j +n ] ) | | ( i n t f . R 7 _ r i s c [ j ]
!= i n t f . R7_g [ k+n−w] ) | | ( ^ i n t f . R 7 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
1182 \ $ d i s p l a y ( "R7 \%h \%h \%h * " , i n t f . R 7 _ r i s c [ j ] , i n t f . R7_ar r [
j +n ] , i n t f . R7_g [ k+n−w] ) ;
1183 \ $ f w r i t e ( f i l e _ S , "R7 \%h \%h \%h * \ \ n " , i n t f . R 7 _ r i s c [ j ] ,
i n t f . R7_ar r [ j +n ] , i n t f . R7_g [ k+n−w] ) ; end
1184
1185 e l s e b e g i n
1186 \ $ d i s p l a y ( "R7 \%h \%h \%h " , i n t f . R 7 _ r i s c [ j ] , i n t f . R7_ar r [ j +
n ] , i n t f . R7_g [ k+n−w] ) ;
1187 \ $ f w r i t e ( f i l e _ S , "R7 \%h \%h \%h \ \ n " , i n t f . R 7 _ r i s c [ j ] , i n t f .
R7_ar r [ j +n ] , i n t f . R7_g [ k+n−w] ) ; end
1188
1189 / / a s s i g n i n g t h e i n d i v i d u a l s t a t u s b i t s t o a v a r i a b l e and t o
d i s p l a y
1190 s t 1 = i n t f . S R _ r i s c [ j ] [ 1 1 ] ; s t 2 = i n t f . S R _ r i s c [ j ] [ 1 0 ] ; s t 3 =
i n t f . S R _ r i s c [ j ] [ 9 ] ; s t 4 = i n t f . S R _ r i s c [ j ] [ 8 ] ;
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1191 s t p 1 = i n t f . SR_g [ k+n−w ] [ 1 1 ] ; s t p 2 = i n t f . SR_g [ k+n−w ] [ 1 0 ] ; s t p 3
= i n t f . SR_g [ k+n−w ] [ 9 ] ; s t p 4 = i n t f . SR_g [ k+n−w ] [ 8 ] ;
1192
1193 i f ( ( i n t f . S R _ r i s c [ j ] != i n t f . SR_arr [ j +n ] ) | | ( i n t f . S R _ r i s c [ j ]
!= i n t f . SR_g [ k+n−w] ) | | ( ^ i n t f . S R _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
1194 \ $ d i s p l a y ( " SR \%h \%h \%h * " , i n t f . S R _ r i s c [ j ] , i n t f . SR_arr [
j +n ] , i n t f . SR_g [ k+n−w] ) ;
1195 \ $ f w r i t e ( f i l e _ S , "SR \%h \%h \%h * \ \ n " , i n t f . S R _ r i s c [ j ] ,
i n t f . SR_arr [ j +n ] , i n t f . SR_g [ k+n−w] ) ; end
1196
1197 e l s e b e g i n
1198 \ $ d i s p l a y ( " SR \%h \%h \%h " , i n t f . S R _ r i s c [ j ] , i n t f . SR_arr [ j +
n ] , i n t f . SR_g [ k+n−w] ) ;
1199 \ $ f w r i t e ( f i l e _ S , "SR \%h \%h \%h \ \ n " , i n t f . S R _ r i s c [ j ] , i n t f .
SR_arr [ j +n ] , i n t f . SR_g [ k+n−w] ) ; end
1200
1201 \ $ d i s p l a y ( " PC %3h \%h \%h " , j , i n t f . PC_pl [m−w] , i n t f . PC_pl [m
−w] ) ;
1202 \ $ f w r i t e ( f i l e _ S , "PC %3h \%h \%h \ \ n " , j , i n t f . PC_pl [m−w] ,
i n t f . PC_pl [m−w] ) ;
1203
1204 i f ( ( i n t f . S R _ r i s c [ j ] != i n t f . SR_arr [ j +n ] ) | | ( i n t f . S R _ r i s c [ j ]
!= i n t f . SR_g [ k+n−w] ) | | ( ^ i n t f . S R _ r i s c [ j ] === 1 ’ bx ) )
1205 b e g i n
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1206 \ $ d i s p l a y ( " S t a t u s B i t s ( p r o c e s s o r ) : SR=\%h ; C=\%d , N=\%d , V=\%
d , Z=\%d " , i n t f . S R _ r i s c [ j−w] , s t 1 , s t 2 , s t 3 , s t 4 ) ;
1207 \ $ d i s p l a y ( " S t a t u s B i t s ( e x p e c t e d ) : SR=%4h ; C=\%d , N=\%d , V=\%d
, Z=\%d " , i n t f . SR_g [ k+n−w] , s tp1 , s tp2 , s tp3 , s t p 4 ) ;
1208 \ $ f w r i t e ( f i l e _ S , " S t a t u s B i t s ( p r o c e s s o r ) : SR=\%h ; C=\%d , N=\%
d , V=\%d , Z=\%d \ \ n " , i n t f . S R _ r i s c [ j−w] , s t 1 , s t 2 , s t 3 , s t 4 ) ;
1209 \ $ f w r i t e ( f i l e _ S , " S t a t u s B i t s ( e x p e c t e d ) : SR=%4h ; C=\%d , N=\%d
, V=\%d , Z=\%d \ \ n " , i n t f . SR_g [ k+n−w] , s tp1 , s tp2 , s tp3 , s t p 4 ) ;
1210 end
1211 e l s e b e g i n
1212 \ $ d i s p l a y ( " S t a t u s B i t s : C=\%d , N=\%d , V=\%d , Z=\%d " , s t 1 , s t 2 ,
s t 3 , s t 4 ) ;
1213 \ $ f w r i t e ( f i l e _ S , " S t a t u s B i t s : C=\%d , N=\%d , V=\%d , Z=\%d \ \ n " ,
s t 1 , s t 2 , s t 3 , s t 4 ) ; end
1214
1215 \ $ d i s p l a y ( "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\\n \ \ n
" ) ;
1216 \ $ f w r i t e ( f i l e _ S , "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\\n \ \ n
" ) ;
1217 end
1218 \ $ f i n i s h ;
1219 end
1220 e n d t a s k
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1221
1222 i n i t i a l










1233 # t o g e n e r a t e t h e i n t e r f a c e a c c o r d i n g t o t h e c o n f i g f i l e
1234 sub p r i n t _ i n t f
1235 {
1236 p r i n t o u t _ i n t f " i n t e r f a c e i n t f _ r i s c ( i n p u t c l k ) ; \ n \ n \ n " ;
1237 p r i n t o u t _ i n t f <<EOF ;
1238 l o g i c r e s e t ;
1239 l o g i c [ $ b i t s _ n : 0 ] R [ $reg_n : 0 ] ;
1240 l o g i c [ $ b i t s _ n : 0 ] SR ;
1241 l o g i c [ $ b i t s _ n : 0 ] PC ;
1242 l o g i c [ $ b i t s _ n : 0 ] SP ;
1243 l o g i c [ $ b i t s _ n : 0 ] IR1 ;
1244 l o g i c [ $ b i t s _ n : 0 ] IR2 ;
1245 l o g i c [ $ b i t s _ n : 0 ] IR3 ;
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1246 l o g i c [ $ b i t s _ n : 0 ] PM_out ;
1247 l o g i c [ $ b i t s _ n : 0 ] DM_out ;
1248 l o g i c [ $ b i t s _ n : 0 ] DM_in ;
1249 l o g i c [ 4 : 0 ] SW_pin ;
1250
1251 l o g i c [ 7 : 0 ] b i t s _ r i s c ; / / b i t s o f t h e p r o c e s s o r
1252 l o g i c [ 7 : 0 ] no_reg ; / / no o f r e g i s t e r s a v a i l a b l e i n p r o c e s s o r
1253 l o g i c [ 7 : 0 ] l o a d _ r i s c ; / / t o i n p u t t h e opcode used by p r o c e s s o r
f o r l o a d ( from c o n f i g f i l e )
1254 l o g i c [ 7 : 0 ] s t _ r i s c ; / / s t o r e
1255 l o g i c [ 7 : 0 ] j m p _ r i s c ; / / jump
1256 l o g i c [ 7 : 0 ] c a l _ r i s c ; / / c a l l
1257 l o g i c [ 7 : 0 ] r e t _ r i s c ; / / r e t u r n
1258
1259 l o g i c [ 2 : 0 ] d e l _ l d ; / / t o i n p u t t h e d e l a y u n t i l n e x t
i n s t r u c t i o n f e t c h f o r : l o a d
1260 l o g i c [ 2 : 0 ] d e l _ s t ; / / s t o r e
1261 l o g i c [ 2 : 0 ] de l_ jmp ; / / jump
1262 l o g i c [ 2 : 0 ] d e l _ c a l ; / / c a l l
1263 l o g i c [ 2 : 0 ] d e l _ r e t ; / / r e t u r n
1264
1265 l o g i c [ 1 9 : 0 ] PC_proc [ 0 : 1 6 3 8 4 ] ; / / t o make s u r e t h e PC s e q u e n c e
i s c o r r e c t
1266 l o g i c [ 1 9 : 0 ] PC_pl [ 0 : 1 6 3 8 4 ] ;
1267
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1268 l o g i c [ $ b i t s _ n : 0 ] DM_out_ in t f [ 0 : 1 6 3 8 4 ] ; / / added t o keep t r a c k
of two c o n s e c u t i v e FFFFs
1269 l o g i c [ $ b i t s _ n : 0 ] PM_ou t_ in t f [ 0 : 1 6 3 8 4 ] ; / / added t o keep t r a c k




1273 p r i n t o u t _ i n t f " \ n " ;
1274 p r i n t o u t _ i n t f " / / model \ n " ;
1275 f o r ( $ i =0 ; $i < $ reg ; $ i ++)
1276 {
1277 p r i n t o u t _ i n t f " \ t l o g i c [ 1 9 : 0 ] R$i " ;
1278 p r i n t o u t _ i n t f " _ a r r [ 0 : 1 6 3 8 4 ] ; \ n " ;
1279 }
1280 p r i n t o u t _ i n t f " \ t l o g i c [ 1 9 : 0 ] SR_arr [ 0 : 1 6 3 8 4 ] ; \ n \ n \ n / /
g e n e r a t o r \ n " ;
1281
1282
1283 f o r ( $ i =0 ; $i < $ reg ; $ i ++)
1284 {
1285 p r i n t o u t _ i n t f " \ t l o g i c [ 1 9 : 0 ] R$i " ;
1286 p r i n t o u t _ i n t f " _g [ 0 : 1 6 3 8 4 ] ; \ n " ;
1287 }
1288 p r i n t o u t _ i n t f " \ t l o g i c [ 1 9 : 0 ] SR_g [ 0 : 1 6 3 8 4 ] ; \ n \ n \ n / / p r o c e s s o r
\ n " ;
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1289
1290 f o r ( $ i =0 ; $i < $ reg ; $ i ++)
1291 {
1292 p r i n t o u t _ i n t f " \ t l o g i c [ $ b i t s _ n : 0 ] R$i " ;
1293 p r i n t o u t _ i n t f " _ r i s c [ 0 : 1 6 3 8 4 ] ; \ n " ;
1294 }
1295 p r i n t o u t _ i n t f <<EOF ;
1296
1297
1298 l o g i c [ $ b i t s _ n : 0 ] S R _ r i s c [ 0 : 1 6 3 8 4 ] ;
1299 l o g i c [ $ b i t s _ n : 0 ] P C _ r i s c [ 0 : 1 6 3 8 4 ] ;
1300 l o g i c [ $ b i t s _ n : 0 ] S P _ r i s c [ 0 : 1 6 3 8 4 ] ;
1301
1302 l o g i c [ $ b i t s _ n : 0 ] I R 1 _ r i s c [ 0 : 1 6 3 8 4 ] ;
1303 l o g i c [ $ b i t s _ n : 0 ] I R 2 _ r i s c [ 0 : 1 6 3 8 4 ] ;
1304 l o g i c [ $ b i t s _ n : 0 ] I R 3 _ r i s c [ 0 : 1 6 3 8 4 ] ;
1305
1306 l o g i c [ $ b i t s _ n : 0 ] DM_in_r isc [ 0 : 1 6 3 8 4 ] ;
1307 l o g i c [ $ b i t s _ n : 0 ] DM_out_r isc [ 0 : 1 6 3 8 4 ] ;
1308 l o g i c [ $ b i t s _ n : 0 ] mem_array [ 0 : 1 6 3 8 4 ] ;
1309








1317 # t o p r i n t i n t o r i s c . sv . r t l . f f i l e i n e t c f o l d e r
1318 sub p r i n t _ e t c
1319 {




1324 s r c / t i m e s c a l e . v
1325 s r c / i n t e r f a c e . sv
1326 s r c / s c o r e b o a r d . sv
1327 s r c / d r i v e r . sv
1328 s r c / m o n i t o r . sv
1329 s r c / env . sv
1330 s r c / t e s t c a s e . sv
1331 EOF
1332 i f ( $ e x t eq ’ vhd ’ )
1333 {
1334 p r i n t o u t _ e t c <<EOF ;
1335 s r c / 4 _ a j f / 220 pack . vhd
1336 s r c / 4 _ a j f / a l t e r a _ m f _ c o m p o n e n t s . vhd
1337 s r c / 4 _ a j f / a l t e r a _ m f . vhd
1338 s r c / 4 _ a j f / 220 model . vhd
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1339 EOF
1340 }
1341 i f ( $ a r c h == 0) # h a r v a r d
1342 { p r i n t o u t _ e t c " s r c / $ n a m e _ f o l d e r / $name_pm . $ e x t \ n s r c /
$ n a m e _ f o l d e r / $name_dm . $ e x t \ n " ; }
1343 e l s e #von neumann
1344 { p r i n t o u t _ e t c " s r c / $ n a m e _ f o l d e r / $name_pm . $ e x t \ n " ; }
1345
1346 i f ( $name_div ne ’ 0 ’ && $name_mul ne ’ 0 ’ )
1347 {
1348 p r i n t o u t _ e t c <<EOF ;
1349 s r c / $ n a m e _ f o l d e r / $name_div . $ e x t




1354 i f ( $name_cnt ne ’ 0 ’ )
1355 { p r i n t o u t _ e t c " s r c / $ n a m e _ f o l d e r / $name_cnt . $ e x t \ n " ; }
1356 i f ( $ n a m e _ r o t _ l ne ’ 0 ’ && $ e x t eq ’ v ’ )
1357 { p r i n t o u t _ e t c " s r c / $ n a m e _ f o l d e r / $ n a m e _ r o t _ l . $ e x t \ n " ; }
1358 i f ( $name_ro t_ r ne ’ 0 ’ && $ e x t eq ’ v ’ )
1359 { p r i n t o u t _ e t c " s r c / $ n a m e _ f o l d e r / $name_ro t_ r . $ e x t \ n " ; }
1360 i f ( $name_ro t_c ne ’ 0 ’ && $ e x t eq ’ v ’ )
1361 { p r i n t o u t _ e t c " s r c / $ n a m e _ f o l d e r / $name_ro t_c . $ e x t \ n " ; }
1362 i f ( $name_mem_mux ne ’ 0 ’ )
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1363 { p r i n t o u t _ e t c " s r c / $ n a m e _ f o l d e r / $name_mem_mux . $ e x t \ n " ; }
1364 i f ( $name_shi f t_mux ne ’ 0 ’ && $ e x t eq ’ v ’ )
1365 { p r i n t o u t _ e t c " s r c / $ n a m e _ f o l d e r / $name_shi f t_mux . $ e x t \ n " ; }
1366 i f ( $ n a m e _ s h i f t _ a r t h ne ’ 0 ’ && $ e x t eq ’ v ’ )
1367 { p r i n t o u t _ e t c " s r c / $ n a m e _ f o l d e r / $ n a m e _ s h i f t _ a r t h . $ e x t \ n " ; }
1368 i f ( $ n a m e _ s h i f t _ l o g ne ’ 0 ’ && $ e x t eq ’ v ’ )
1369 { p r i n t o u t _ e t c " s r c / $ n a m e _ f o l d e r / $ n a m e _ s h i f t _ l o g . $ e x t \ n " ; }
1370 i f ( $name_add_sub ne ’ 0 ’ )
1371 { p r i n t o u t _ e t c " s r c / $ n a m e _ f o l d e r / $name_add_sub . $ e x t \ n " ; }
1372 p r i n t o u t _ e t c <<EOF ;
1373 s r c / $ n a m e _ f o l d e r / $name . $ e x t
1374 s r c / r i s c _ t e s t . sv
1375 / /
1376 / / Add s o u r c e f i l e s above
1377 / /
1378 / /
1379 / / Uncomment f o r TSMC 180nm
1380 −v . . / maieee / l i b / tsmc −0 .18 / v e r i l o g / tsmc18 . v
1381 / /
1382 / / Uncomment f o r TSMC 65nm
1383 //−v / c l a s s e s / ee620 / maieee / l i b / s y n o p sy s / TSMC_tcbc65 /TSMCHOME/
d i g i t a l / Fron t_End / v e r i l o g / t c b n 6 5 l p _ 2 0 0 a / t c b n 6 5 l p . v
1384 / /
1385 / / Uncomment f o r SAED 90nm
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1386 //−y / c l a s s e s / ee620 / maieee / l i b / s y n o p sy s / SAED_EDK90nm /
D i g i t a l _ S t a n d a r d _ C e l l _ L i b r a r y / v e r i l o g /
1387 / /
1388 / / Uncomment f o r SAED 32nm
1389 //−v / c l a s s e s / ee620 / maieee / l i b / s y n o p sy s / SAED_EDK32−28nm /
SAED32_EDK / l i b / s t d c e l l _ r v t / v e r i l o g / saed32nm . v
1390 / /
1391 / / add a l t e r a component l i b r a r i e s
1392 −v / t o o l s / a l t e r a / 9 . 0 / q u a r t u s / eda / s i m _ l i b /220 model . v
1393 −v / t o o l s / a l t e r a / 9 . 0 / q u a r t u s / eda / s i m _ l i b / a l t e r a _ m f . v
1394
1395 / /






1402 # t o p r i n t t h e c o n t e n t o f d r i v e r i n t o d r i v e r . sv
1403 sub p r i n t _ d r v
1404 {
1405
1406 p r i n t ou t_d rv <<EOF ;
1407 c l a s s d r i v e r ;
1408 s c o r e b o a r d sb ;
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1409 i n t e g e r j =0 , k =0 , c , f i l e _ 0 , fp , rp ;
1410 i n t e g e r len , i , z =0 ;
1411 s t r i n g l i n e , temp ;
1412 i n t e g e r l i m i t ;
1413
1414 v i r t u a l i n t f _ r i s c i n t f ;
1415 f u n c t i o n new ( v i r t u a l i n t f _ r i s c i n t f , s c o r e b o a r d sb ) ;
1416 t h i s . i n t f = i n t f ;
1417 t h i s . sb = sb ;
1418 e n d f u n c t i o n
1419
1420 t a s k r e s e t ;
1421 b e g i n
1422 i n t f . r e s e t = 1 ’ b0 ;
1423 @( negedge i n t f . c l k ) ;
1424 i n t f . r e s e t = 1 ’ b1 ;
1425 sb . c o u n t _ s t o p s i m = 0 ;
1426 end
1427 e n d t a s k
1428
1429
1430 t a s k c o n f i g _ f i l e o p e n ( ) ;
1431 b e g i n
1432
1433 fp = \ $ fopen ( " . . / c o n f i g u r a t i o n . t x t " , " r " ) ;
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1434 i f ( fp == 0)
1435 b e g i n
1436 \ $ d i s p l a y ( " E r r o r : can n o t open t h e f i l e " ) ;
1437 \ $ f i n i s h ;
1438 end
1439
1440 w h i l e ( ! \ $ f e o f ( fp ) )
1441 b e g i n
1442 i f ( \ $ f g e t s ( l i n e , fp ) )
1443 b e g i n
1444
1445 l e n = l i n e . l e n ( ) ;
1446
1447 f o r ( i = 0 ; i < l e n ; i ++)
1448 b e g i n
1449 i f ( l i n e . s u b s t r ( i , i +5−1) ==" b i t s : " )
1450 b e g i n
1451 temp = l i n e . s u b s t r ( 7 , 8 ) ;
1452 i n t f . b i t s _ r i s c = temp . a t o h e x ( ) ;
1453 i n t f . b i t s _ r i s c = i n t f . b i t s _ r i s c −1;
1454 i f ( ( i n t f . b i t s _ r i s c +1) == 12)
1455 l i m i t = 12 ’ hFFF ;
1456 e l s e i f ( ( i n t f . b i t s _ r i s c +1) == 14)
1457 l i m i t = 14 ’ h3FFF ;
1458 e l s e i f ( ( i n t f . b i t s _ r i s c +1) == 16)
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1459 l i m i t = 16 ’ hFFFF ;
1460 end
1461
1462 i f ( l i n e . s u b s t r ( i , i +10−1) ==" r e g i s t e r s : " )
1463 b e g i n
1464 temp = l i n e . s u b s t r ( 1 2 , 1 3 ) ;
1465 i n t f . no_reg = temp . a t o h e x ( ) ;
1466 i n t f . no_reg = i n t f . no_reg −1;
1467 / / \ $ d i s p l a y ( i n t f . no_reg ) ;
1468 end
1469
1470 i f ( l i n e . s u b s t r ( i , i +5−1) =="LOAD: " ) / / s t r i p t h e l i n e o f f
w h i t e s p a c e s *
1471 b e g i n
1472 temp = l i n e . s u b s t r ( 7 , 8 ) ;
1473 i n t f . l o a d _ r i s c = temp . a t o h e x ( ) ;
1474 / / \ $ d i s p l a y ( i n t f . l o a d _ r i s c ) ;
1475 end
1476
1477 i f ( l i n e . s u b s t r ( i , i +6−1) =="STORE : " )
1478 b e g i n
1479 temp = l i n e . s u b s t r ( 8 , 9 ) ;
1480 i n t f . s t _ r i s c = temp . a t o h e x ( ) ;
1481 / / \ $ d i s p l a y ( i n t f . s t _ r i s c ) ;
1482 end
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1483
1484 i f ( l i n e . s u b s t r ( i , i +5−1) =="JUMP : " )
1485 b e g i n
1486 temp = l i n e . s u b s t r ( 7 , 8 ) ;
1487 i n t f . j m p _ r i s c = temp . a t o h e x ( ) ;
1488 / / \ $ d i s p l a y ( i n t f . j m p _ r i s c ) ;
1489 end
1490
1491 i f ( l i n e . s u b s t r ( i , i +5−1) =="CALL : " )
1492 b e g i n
1493 temp = l i n e . s u b s t r ( 7 , 8 ) ;
1494 i n t f . c a l _ r i s c = temp . a t o h e x ( ) ;
1495 / / \ $ d i s p l a y ( i n t f . c a l _ r i s c ) ;
1496 end
1497
1498 i f ( l i n e . s u b s t r ( i , i +4−1) =="RET : " )
1499 b e g i n
1500 temp = l i n e . s u b s t r ( 6 , 7 ) ;
1501 i n t f . r e t _ r i s c = temp . a t o h e x ( ) ;
1502 / / \ $ d i s p l a y ( i n t f . r e t _ r i s c ) ;
1503 end
1504
1505 i f ( l i n e . s u b s t r ( i , i +7−1) ==" d e l _ l d : " )
1506 b e g i n
1507 temp = l i n e . s u b s t r ( 7 , 8 ) ;
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1508 i n t f . d e l _ l d = temp . a t o i ( ) ;
1509 / / \ $ d i s p l a y ( i n t f . d e l _ l d ) ;
1510 end
1511
1512 i f ( l i n e . s u b s t r ( i , i +7−1) ==" d e l _ s t : " )
1513 b e g i n
1514 temp = l i n e . s u b s t r ( 7 , 8 ) ;
1515 i n t f . d e l _ s t = temp . a t o i ( ) ;
1516 / / \ $ d i s p l a y ( i n t f . d e l _ s t ) ;
1517 end
1518
1519 i f ( l i n e . s u b s t r ( i , i +8−1) ==" de l_ jmp : " )
1520 b e g i n
1521 temp = l i n e . s u b s t r ( 8 , 9 ) ;
1522 i n t f . de l_ jmp = temp . a t o i ( ) ;
1523 / / \ $ d i s p l a y ( i n t f . de l_ jmp ) ;
1524 end
1525
1526 i f ( l i n e . s u b s t r ( i , i +8−1) ==" d e l _ c a l : " )
1527 b e g i n
1528 temp = l i n e . s u b s t r ( 8 , 9 ) ;
1529 i n t f . d e l _ c a l = temp . a t o i ( ) ;
1530 / / \ $ d i s p l a y ( i n t f . d e l _ c a l ) ;
1531 end
1532
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1533 i f ( l i n e . s u b s t r ( i , i +8−1) ==" d e l _ r e t : " )
1534 b e g i n
1535 temp = l i n e . s u b s t r ( 8 , 9 ) ;
1536 i n t f . d e l _ r e t = temp . a t o i ( ) ;






1543 \ $ f c l o s e ( fp ) ;
1544
1545 end




1550 i f ( $ a r c h == 0) # h a r v a r d
1551 {
1552 p r i n t ou t_d rv <<EOF ;
1553 t a s k check ; / / when t h e s i m u l a t i o n s e e s two FFF ’ s i n t h e
i n s t r u c t i o n , i t s t o p s s i m u l a t i o n
1554 f o r e v e r
1555 b e g i n
1556 @( posedge i n t f . c l k )
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1557 b e g i n
1558 i n t f . PM_ou t_ in t f [ z ] = i n t f . PM_out ;
1559
1560 i f ( ( i n t f . PM_ou t_ in t f [ z ] == l i m i t ) && ( i n t f . PM_ou t_ in t f [ z−1] ==
l i m i t ) && ( i n t f . PM_ou t_ in t f [ z−2] == l i m i t ) && ( i n t f .
PM_ou t_ in t f [ z−3] == l i m i t ) && ( i n t f . PM_ou t_ in t f [ z−4] == l i m i t
) && ( i n t f . PM_ou t_ in t f [ z−5] == l i m i t ) && ( i n t f . PM_ou t_ in t f [ z
−6][ $p : $q ] != 6 ’ h $ r e t ) )
1561 b e g i n
1562 sb . c o u n t _ s t o p s i m = sb . c o u n t _ s t o p s i m +1;
1563 end
1564 i f ( sb . c o u n t _ s t o p s i m == 1)
1565 b e g i n
1566 @( posedge i n t f . c l k ) ;
1567 \ $ d i s p l a y ( " \ \ n \ \ n−−−−−−−S i m u l a t i o n c o m p l e t e wi th no e r r o r s
!−−−−−−−\\n \ \ n " ) ;
1568 \ $ f i n i s h ;
1569 end
1570 end
1571 z = z +1;
1572 end
1573 e n d t a s k
1574
1575 e n d c l a s s
1576 EOF
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1577 }
1578 e l s e #von neumann
1579 {
1580 p r i n t ou t_d rv <<EOF ;
1581 t a s k check ; / / when t h e s i m u l a t i o n s e e s two FFF ’ s i n t h e
i n s t r u c t i o n , i t s t o p s s i m u l a t i o n
1582 f o r e v e r
1583 b e g i n
1584 @( posedge i n t f . c l k )
1585 b e g i n
1586 i n t f . DM_out_ in t f [ z ] = i n t f . DM_out ;
1587
1588 i f ( ( i n t f . DM_out_ in t f [ z ] == l i m i t ) && ( i n t f . DM_out_ in t f [ z−1] ==
l i m i t ) && ( i n t f . DM_out_ in t f [ z−2] == l i m i t ) && ( i n t f .
DM_out_ in t f [ z−3] == l i m i t ) && ( i n t f . DM_out_ in t f [ z−4] == l i m i t
) && ( i n t f . DM_out_ in t f [ z−5] == l i m i t ) && ( i n t f . DM_out_ in t f [ z
−6][ $p : $q ] != 6 ’ h $ r e t ) )
1589 b e g i n
1590 sb . c o u n t _ s t o p s i m = sb . c o u n t _ s t o p s i m +1;
1591 end
1592 i f ( sb . c o u n t _ s t o p s i m == 1)
1593 b e g i n
1594 @( posedge i n t f . c l k ) ;
1595 \ $ d i s p l a y ( " \ \ n \ \ n−−−−−−−S i m u l a t i o n c o m p l e t e wi th no e r r o r s
!−−−−−−−−\\n \ \ n " ) ;
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1596 \ $ f i n i s h ;
1597 end
1598 end
1599 z = z +1;
1600 end
1601 e n d t a s k
1602






1 i n t e r f a c e i n t f _ r i s c ( i n p u t c l k ) ;
2
3
4 l o g i c r e s e t ;
5 l o g i c [ 1 1 : 0 ] R [ 7 : 0 ] ;
6 l o g i c [ 1 1 : 0 ] SR ;
7 l o g i c [ 1 1 : 0 ] PC ;
8 l o g i c [ 1 1 : 0 ] SP ;
9 l o g i c [ 1 1 : 0 ] IR1 ;
10 l o g i c [ 1 1 : 0 ] IR2 ;
11 l o g i c [ 1 1 : 0 ] IR3 ;
12 l o g i c [ 1 1 : 0 ] PM_out ;
13 l o g i c [ 1 1 : 0 ] DM_out ;
14 l o g i c [ 1 1 : 0 ] DM_in ;
15 l o g i c [ 4 : 0 ] SW_pin ;
16
17 l o g i c [ 7 : 0 ] b i t s _ r i s c ; / / b i t s o f t h e p r o c e s s o r
18 l o g i c [ 7 : 0 ] no_reg ; / / no o f r e g i s t e r s a v a i l a b l e i n
p r o c e s s o r
19 l o g i c [ 7 : 0 ] l o a d _ r i s c ; / / t o i n p u t t h e opcode used by
p r o c e s s o r f o r l o a d ( from c o n f i g f i l e )
20 l o g i c [ 7 : 0 ] s t _ r i s c ; / / s t o r e
21 l o g i c [ 7 : 0 ] j m p _ r i s c ; / / jump
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22 l o g i c [ 7 : 0 ] c a l _ r i s c ; / / c a l l
23 l o g i c [ 7 : 0 ] r e t _ r i s c ; / / r e t u r n
24
25 l o g i c [ 2 : 0 ] d e l _ l d ; / / t o i n p u t t h e d e l a y u n t i l n e x t
i n s t r u c t i o n f e t c h f o r : l o a d
26 l o g i c [ 2 : 0 ] d e l _ s t ; / / s t o r e
27 l o g i c [ 2 : 0 ] de l_ jmp ; / / jump
28 l o g i c [ 2 : 0 ] d e l _ c a l ; / / c a l l
29 l o g i c [ 2 : 0 ] d e l _ r e t ; / / r e t u r n
30
31 l o g i c [ 1 9 : 0 ] PC_proc [ 0 : 1 6 3 8 4 ] ; / / t o make s u r e t h e PC
s e q u e n c e i s c o r r e c t
32 l o g i c [ 1 9 : 0 ] PC_pl [ 0 : 1 6 3 8 4 ] ;
33
34 l o g i c [ 1 1 : 0 ] DM_out_ in t f [ 0 : 1 6 3 8 4 ] ; / / added t o keep t r a c k of
two c o n s e c u t i v e FFFFs
35 l o g i c [ 1 1 : 0 ] PM_ou t_ in t f [ 0 : 1 6 3 8 4 ] ; / / added t o keep t r a c k of
two c o n s e c u t i v e FFFFs
36
37 / / model
38 l o g i c [ 1 9 : 0 ] R0_ar r [ 0 : 1 6 3 8 4 ] ;
39 l o g i c [ 1 9 : 0 ] R1_ar r [ 0 : 1 6 3 8 4 ] ;
40 l o g i c [ 1 9 : 0 ] R2_ar r [ 0 : 1 6 3 8 4 ] ;
41 l o g i c [ 1 9 : 0 ] R3_ar r [ 0 : 1 6 3 8 4 ] ;
42 l o g i c [ 1 9 : 0 ] R4_ar r [ 0 : 1 6 3 8 4 ] ;
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43 l o g i c [ 1 9 : 0 ] R5_ar r [ 0 : 1 6 3 8 4 ] ;
44 l o g i c [ 1 9 : 0 ] R6_ar r [ 0 : 1 6 3 8 4 ] ;
45 l o g i c [ 1 9 : 0 ] R7_ar r [ 0 : 1 6 3 8 4 ] ;
46 l o g i c [ 1 9 : 0 ] SR_arr [ 0 : 1 6 3 8 4 ] ;
47
48
49 / / g e n e r a t o r
50 l o g i c [ 1 9 : 0 ] R0_g [ 0 : 1 6 3 8 4 ] ;
51 l o g i c [ 1 9 : 0 ] R1_g [ 0 : 1 6 3 8 4 ] ;
52 l o g i c [ 1 9 : 0 ] R2_g [ 0 : 1 6 3 8 4 ] ;
53 l o g i c [ 1 9 : 0 ] R3_g [ 0 : 1 6 3 8 4 ] ;
54 l o g i c [ 1 9 : 0 ] R4_g [ 0 : 1 6 3 8 4 ] ;
55 l o g i c [ 1 9 : 0 ] R5_g [ 0 : 1 6 3 8 4 ] ;
56 l o g i c [ 1 9 : 0 ] R6_g [ 0 : 1 6 3 8 4 ] ;
57 l o g i c [ 1 9 : 0 ] R7_g [ 0 : 1 6 3 8 4 ] ;
58 l o g i c [ 1 9 : 0 ] SR_g [ 0 : 1 6 3 8 4 ] ;
59
60
61 / / p r o c e s s o r
62 l o g i c [ 1 1 : 0 ] R 0 _ r i s c [ 0 : 1 6 3 8 4 ] ;
63 l o g i c [ 1 1 : 0 ] R 1 _ r i s c [ 0 : 1 6 3 8 4 ] ;
64 l o g i c [ 1 1 : 0 ] R 2 _ r i s c [ 0 : 1 6 3 8 4 ] ;
65 l o g i c [ 1 1 : 0 ] R 3 _ r i s c [ 0 : 1 6 3 8 4 ] ;
66 l o g i c [ 1 1 : 0 ] R 4 _ r i s c [ 0 : 1 6 3 8 4 ] ;
67 l o g i c [ 1 1 : 0 ] R 5 _ r i s c [ 0 : 1 6 3 8 4 ] ;
V.2 Interface 267
68 l o g i c [ 1 1 : 0 ] R 6 _ r i s c [ 0 : 1 6 3 8 4 ] ;
69 l o g i c [ 1 1 : 0 ] R 7 _ r i s c [ 0 : 1 6 3 8 4 ] ;
70
71
72 l o g i c [ 1 1 : 0 ] S R _ r i s c [ 0 : 1 6 3 8 4 ] ;
73 l o g i c [ 1 1 : 0 ] P C _ r i s c [ 0 : 1 6 3 8 4 ] ;
74 l o g i c [ 1 1 : 0 ] S P _ r i s c [ 0 : 1 6 3 8 4 ] ;
75
76 l o g i c [ 1 1 : 0 ] I R 1 _ r i s c [ 0 : 1 6 3 8 4 ] ;
77 l o g i c [ 1 1 : 0 ] I R 2 _ r i s c [ 0 : 1 6 3 8 4 ] ;
78 l o g i c [ 1 1 : 0 ] I R 3 _ r i s c [ 0 : 1 6 3 8 4 ] ;
79
80 l o g i c [ 1 1 : 0 ] DM_in_r isc [ 0 : 1 6 3 8 4 ] ;
81 l o g i c [ 1 1 : 0 ] DM_out_r isc [ 0 : 1 6 3 8 4 ] ;
82 l o g i c [ 1 1 : 0 ] mem_array [ 0 : 1 6 3 8 4 ] ;
83
84 e n d i n t e r f a c e
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V.3 Driver
1 c l a s s d r i v e r ;
2 s c o r e b o a r d sb ;
3 i n t e g e r j =0 , k =0 , c , f i l e _ 0 , fp , rp ;
4 i n t e g e r len , i , z =0 ;
5 s t r i n g l i n e , temp ;
6 i n t e g e r l i m i t ;
7
8 v i r t u a l i n t f _ r i s c i n t f ;
9 f u n c t i o n new ( v i r t u a l i n t f _ r i s c i n t f , s c o r e b o a r d sb ) ;
10 t h i s . i n t f = i n t f ;
11 t h i s . sb = sb ;
12 e n d f u n c t i o n
13
14 t a s k r e s e t ;
15 b e g i n
16 i n t f . r e s e t = 1 ’ b0 ;
17 @( negedge i n t f . c l k ) ;
18 i n t f . r e s e t = 1 ’ b1 ;
19 sb . c o u n t _ s t o p s i m = 0 ;
20 end




24 t a s k c o n f i g _ f i l e o p e n ( ) ;
25 b e g i n
26
27 fp = $fopen ( " . . / c o n f i g u r a t i o n . t x t " , " r " ) ;
28 i f ( fp == 0)
29 b e g i n
30 $ d i s p l a y ( " E r r o r : can n o t open t h e f i l e " ) ;
31 $ f i n i s h ;
32 end
33
34 w h i l e ( ! $ f e o f ( fp ) )
35 b e g i n
36 i f ( $ f g e t s ( l i n e , fp ) )
37 b e g i n
38
39 l e n = l i n e . l e n ( ) ;
40
41 f o r ( i = 0 ; i < l e n ; i ++)
42 b e g i n
43 i f ( l i n e . s u b s t r ( i , i +5−1) ==" b i t s : " )
44 b e g i n
45 temp = l i n e . s u b s t r ( 7 , 8 ) ;
46 i n t f . b i t s _ r i s c = temp . a t o h e x ( ) ;
47 i n t f . b i t s _ r i s c = i n t f . b i t s _ r i s c −1;
48 i f ( ( i n t f . b i t s _ r i s c +1) == 12)
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49 l i m i t = 12 ’ hFFF ;
50 e l s e i f ( ( i n t f . b i t s _ r i s c +1) == 14)
51 l i m i t = 14 ’ h3FFF ;
52 e l s e i f ( ( i n t f . b i t s _ r i s c +1) == 16)
53 l i m i t = 16 ’ hFFFF ;
54 end
55
56 i f ( l i n e . s u b s t r ( i , i +10−1) ==" r e g i s t e r s : " )
57 b e g i n
58 temp = l i n e . s u b s t r ( 1 2 , 1 3 ) ;
59 i n t f . no_reg = temp . a t o h e x ( ) ;
60 i n t f . no_reg = i n t f . no_reg −1;
61 / / $ d i s p l a y ( i n t f . no_reg ) ;
62 end
63
64 i f ( l i n e . s u b s t r ( i , i +5−1) =="LOAD: " ) / / s t r i p t h e l i n e o f f
w h i t e s p a c e s *
65 b e g i n
66 temp = l i n e . s u b s t r ( 7 , 8 ) ;
67 i n t f . l o a d _ r i s c = temp . a t o h e x ( ) ;
68 / / $ d i s p l a y ( i n t f . l o a d _ r i s c ) ;
69 end
70
71 i f ( l i n e . s u b s t r ( i , i +6−1) =="STORE : " )
72 b e g i n
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73 temp = l i n e . s u b s t r ( 8 , 9 ) ;
74 i n t f . s t _ r i s c = temp . a t o h e x ( ) ;
75 / / $ d i s p l a y ( i n t f . s t _ r i s c ) ;
76 end
77
78 i f ( l i n e . s u b s t r ( i , i +5−1) =="JUMP : " )
79 b e g i n
80 temp = l i n e . s u b s t r ( 7 , 8 ) ;
81 i n t f . j m p _ r i s c = temp . a t o h e x ( ) ;
82 / / $ d i s p l a y ( i n t f . j m p _ r i s c ) ;
83 end
84
85 i f ( l i n e . s u b s t r ( i , i +5−1) =="CALL: " )
86 b e g i n
87 temp = l i n e . s u b s t r ( 7 , 8 ) ;
88 i n t f . c a l _ r i s c = temp . a t o h e x ( ) ;
89 / / $ d i s p l a y ( i n t f . c a l _ r i s c ) ;
90 end
91
92 i f ( l i n e . s u b s t r ( i , i +4−1) =="RET : " )
93 b e g i n
94 temp = l i n e . s u b s t r ( 6 , 7 ) ;
95 i n t f . r e t _ r i s c = temp . a t o h e x ( ) ;




99 i f ( l i n e . s u b s t r ( i , i +7−1) ==" d e l _ l d : " )
100 b e g i n
101 temp = l i n e . s u b s t r ( 7 , 8 ) ;
102 i n t f . d e l _ l d = temp . a t o i ( ) ;
103 / / $ d i s p l a y ( i n t f . d e l _ l d ) ;
104 end
105
106 i f ( l i n e . s u b s t r ( i , i +7−1) ==" d e l _ s t : " )
107 b e g i n
108 temp = l i n e . s u b s t r ( 7 , 8 ) ;
109 i n t f . d e l _ s t = temp . a t o i ( ) ;
110 / / $ d i s p l a y ( i n t f . d e l _ s t ) ;
111 end
112
113 i f ( l i n e . s u b s t r ( i , i +8−1) ==" de l_ jmp : " )
114 b e g i n
115 temp = l i n e . s u b s t r ( 8 , 9 ) ;
116 i n t f . de l_ jmp = temp . a t o i ( ) ;
117 / / $ d i s p l a y ( i n t f . de l_ jmp ) ;
118 end
119
120 i f ( l i n e . s u b s t r ( i , i +8−1) ==" d e l _ c a l : " )
121 b e g i n
122 temp = l i n e . s u b s t r ( 8 , 9 ) ;
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123 i n t f . d e l _ c a l = temp . a t o i ( ) ;
124 / / $ d i s p l a y ( i n t f . d e l _ c a l ) ;
125 end
126
127 i f ( l i n e . s u b s t r ( i , i +8−1) ==" d e l _ r e t : " )
128 b e g i n
129 temp = l i n e . s u b s t r ( 8 , 9 ) ;
130 i n t f . d e l _ r e t = temp . a t o i ( ) ;






137 $ f c l o s e ( fp ) ;
138
139 end
140 e n d t a s k
141
142 t a s k check ; / / when t h e s i m u l a t i o n s e e s two FFF ’ s i n t h e
i n s t r u c t i o n , i t s t o p s s i m u l a t i o n
143 f o r e v e r
144 b e g i n
145 @( posedge i n t f . c l k )
146 b e g i n
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147 i n t f . DM_out_ in t f [ z ] = i n t f . DM_out ;
148
149 i f ( ( i n t f . DM_out_ in t f [ z ] == l i m i t ) && ( i n t f . DM_out_ in t f [ z−1] ==
l i m i t ) && ( i n t f . DM_out_ in t f [ z−2] == l i m i t ) && ( i n t f .
DM_out_ in t f [ z−3] == l i m i t ) && ( i n t f . DM_out_ in t f [ z−4] == l i m i t
) && ( i n t f . DM_out_ in t f [ z−5] == l i m i t ) && ( i n t f . DM_out_ in t f [ z
−6 ] [ 1 1 : 6 ] != 6 ’ h22 ) )
150 b e g i n
151 sb . c o u n t _ s t o p s i m = sb . c o u n t _ s t o p s i m +1;
152 end
153 i f ( sb . c o u n t _ s t o p s i m == 1)
154 b e g i n
155 @( posedge i n t f . c l k ) ;
156 $ d i s p l a y ( " \ n \ n−−−−−−−S i m u l a t i o n c o m p l e t e wi th no e r r o r s
!−−−−−−−−\n \ n " ) ;
157 $ f i n i s h ;
158 end
159 end
160 z = z +1;
161 end
162 e n d t a s k
163




2 c l a s s e n v i r o n m e n t ;
3 d r i v e r d r v r ;
4 s c o r e b o a r d sb ;
5 m o n i t o r mntr ;
6 v i r t u a l i n t f _ r i s c i n t f ;
7
8 f u n c t i o n new ( v i r t u a l i n t f _ r i s c i n t f ) ;
9 t h i s . i n t f = i n t f ;
10 sb = new ( ) ;
11 d r v r = new ( i n t f , sb ) ;
12 mntr = new ( i n t f , sb ) ;
13 / / f o r k
14 / / d r v r . check ( ) ;
15 / / j o i n _ n o n e
16 e n d f u n c t i o n
17
18 e n d c l a s s





4 s r c / t i m e s c a l e . v
5 s r c / i n t e r f a c e . sv
6 s r c / s c o r e b o a r d . sv
7 s r c / d r i v e r . sv
8 s r c / m o n i t o r . sv
9 s r c / env . sv
10 s r c / t e s t c a s e . sv
11 s r c / 2 _kxm / kxmRISC621_ram1 . v
12 s r c / 2 _kxm / kxmRISC_div . v
13 s r c / 2 _kxm / kxmRISC_mult . v
14 s r c / 2 _kxm / kxm621_count . v
15 s r c / 2 _kxm / kxmRISC621_v . v
16 s r c / r i s c _ t e s t . sv
17 / /
18 / / Add s o u r c e f i l e s above
19 / /
20 / /
21 / / Uncomment f o r TSMC 180nm
22 −v . . / maieee / l i b / tsmc −0 .18 / v e r i l o g / tsmc18 . v
23 / /
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24 / / Uncomment f o r TSMC 65nm
25 / / −v / c l a s s e s / ee620 / maieee / l i b / s y n o p sy s / TSMC_tcbc65 /TSMCHOME/
d i g i t a l / Fron t_End / v e r i l o g / t c b n 6 5 l p _ 2 0 0 a / t c b n 6 5 l p . v
26 / /
27 / / Uncomment f o r SAED 90nm
28 / / −y / c l a s s e s / ee620 / maieee / l i b / s y n o p sy s / SAED_EDK90nm /
D i g i t a l _ S t a n d a r d _ C e l l _ L i b r a r y / v e r i l o g /
29 / /
30 / / Uncomment f o r SAED 32nm
31 / / −v / c l a s s e s / ee620 / maieee / l i b / s y n o p sy s / SAED_EDK32−28nm /
SAED32_EDK / l i b / s t d c e l l _ r v t / v e r i l o g / saed32nm . v
32 / /
33 / / add a l t e r a component l i b r a r i e s
34 −v / t o o l s / a l t e r a / 9 . 0 / q u a r t u s / eda / s i m _ l i b /220 model . v
35 −v / t o o l s / a l t e r a / 9 . 0 / q u a r t u s / eda / s i m _ l i b / a l t e r a _ m f . v
36
37 / /
38 + l i b r e s c a n
39 / /
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V.6 Test case
1 program t e s t c a s e ( i n t f _ r i s c i n t f ) ;
2 e n v i r o n m e n t env = new ( i n t f ) ;
3
4 i n i t i a l
5 b e g i n
6 env . d r v r . c o n f i g _ f i l e o p e n ( ) ;
7 env . d r v r . r e s e t ( ) ;











3 * Author : Namratha
4 * R o c h e s t e r , NY, USA
5 *
6 * /
7 ‘ t i m e s c a l e 1 ns / 1 ns
8
9 module t e s t ;
10
11 r e g c l k = 0 ;
12
13 r e g r e s e t ;
14
15 r e g scan_ in0 , scan_en , t e s t _ m o d e ;
16
17 wi r e s c a n _ o u t 0 ;
18
19 i n t f _ r i s c i n t f ( c l k ) ; / / i n s t a n t i a t i n g i n t e r f a c e
20 t e s t c a s e t e s t _ 0 1 ( i n t f ) ; / / i n s t a n t i a t i n g t e s t c a s e
21
22 i n t e g e r w, i =0 , b , j =0 , p =0 , m=0 , k =0 , n =0 , t , occ =0 ,
p r i n t _ f l a g =0 , f i l e _ P , f i l e _ Q , f i l e _ R , f i l e _ S , f i l e _ T ,
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j m p _ f l a g =0 , g =0 , f l a g =0 , f l agSR =0;
23
24 r e g s t 1 , s tp1 , s t 2 , s tp2 , s t 3 , s tp3 , s t 4 , s t p 4 ;
25 r e g [ 1 1 : 0 ] i r3_ temp , i r 2 _ t e m p ;
26 r e g [ 1 1 : 0 ] PC_tmp ;
27 r e g [ 1 1 : 0 ] PC_j = 12 ’ h000 ;
28
29 i n i t i a l
30 f o r e v e r #10 c l k = ~ c l k ;
31 kxmRISC621_v t o p (
32 i n t f . r e s e t ,
33 i n t f . c lk ,
34 i n t f . R ,
35 i n t f . SR ,
36 i n t f . PC ,
37 i n t f . SP ,
38 i n t f . IR1 ,
39 i n t f . IR2 ,
40 i n t f . IR3 ,
41 i n t f . DM_out ,
42 i n t f . DM_in ,
43 i n t f . SW_pin
44 ) ;
45 / / r e a d i n g t h e memory . t f i l e i n t o t h e a r r a y mem_data o f ram
component a l t s y n c r a m i n d u t
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46 i n i t i a l $readmemh ( " . . / memory . t " , t e s t . t o p . my_ram .
a l t s y n c r a m _ c o m p o n e n t . mem_data ) ;
47
48 / / r e a d i n g t h e memory . t f i l e i n t o an a r r a y mem_array f o r use i n
r i s c _ t e s t . sv f i l e
49 i n i t i a l $readmemh ( " . . / memory . t " , i n t f . mem_array ) ;
50
51 i n i t i a l
52 b e g i n
53 / / gen
54 $readmemh ( " . . / p l / R0 . t " , i n t f . R0_g ) ;
55 $readmemh ( " . . / p l / R1 . t " , i n t f . R1_g ) ;
56 $readmemh ( " . . / p l / R2 . t " , i n t f . R2_g ) ;
57 $readmemh ( " . . / p l / R3 . t " , i n t f . R3_g ) ;
58 $readmemh ( " . . / p l / R4 . t " , i n t f . R4_g ) ;
59 $readmemh ( " . . / p l / R5 . t " , i n t f . R5_g ) ;
60 $readmemh ( " . . / p l / R6 . t " , i n t f . R6_g ) ;
61 $readmemh ( " . . / p l / R7 . t " , i n t f . R7_g ) ;
62 $readmemh ( " . . / p l / SR . t " , i n t f . SR_g ) ;
63 $readmemh ( " . . / p l / PC . t " , i n t f . PC_pl ) ;
64
65 / / model
66 $readmemh ( " . . / p r o c e s s o r / R0 . t " , i n t f . R0_ar r ) ;
67 $readmemh ( " . . / p r o c e s s o r / R1 . t " , i n t f . R1_ar r ) ;
68 $readmemh ( " . . / p r o c e s s o r / R2 . t " , i n t f . R2_ar r ) ;
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69 $readmemh ( " . . / p r o c e s s o r / R3 . t " , i n t f . R3_ar r ) ;
70 $readmemh ( " . . / p r o c e s s o r / R4 . t " , i n t f . R4_ar r ) ;
71 $readmemh ( " . . / p r o c e s s o r / R5 . t " , i n t f . R5_ar r ) ;
72 $readmemh ( " . . / p r o c e s s o r / R6 . t " , i n t f . R6_ar r ) ;
73 $readmemh ( " . . / p r o c e s s o r / R7 . t " , i n t f . R7_ar r ) ;





79 i n i t i a l
80 b e g i n
81 f i l e _ P = $fopen ( "PC . t " , "w" ) ;
82 f i l e _ R = $fopen ( "R . t " , "w" ) ;
83 f i l e _ Q = $fopen ( " l o g . t " , "w" ) ;
84 f i l e _ S = $fopen ( " c p l o g . t " , " a " ) ;
85 f i l e _ T = $fopen ( " opcode . t " , " a " ) ;
86 $ f w r i t e ( f i l e _ R , " P r o c e s s o r , Model , G e n e r a t o r \ n " ) ;
87 $ f w r i t e ( f i l e _ R , "PC : \ tR0 \ t \ t \ tR1 \ t \ t \ tR2 \ t \ t \ tR3 \ t \ t \
tR4 \ t \ t \ tR5 \ t \ t \ tR6 \ t \ t \ tR7 \ t \ t \ tSR \ t \ t \ tPC \ n " ) ; / / t o p u t
a l l t h e s i g n a l s i n an a r r a y
88
89
90 f o r ( b=−1; b <=3; b=b +1)
91 b e g i n
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92 @( posedge i n t f . c l k ) ;
93 b e g i n
94 i n t f . I R 1 _ r i s c [ b ] = i n t f . IR1 ;
95 i f ( ( i n t f . l o a d _ r i s c == i n t f . I R 1 _ r i s c [ b ] [ 1 1 : 6 ] ) | | ( i n t f . s t _ r i s c
== i n t f . I R 1 _ r i s c [ b ] [ 1 1 : 6 ] ) | | ( i n t f . j m p _ r i s c == i n t f .
I R 1 _ r i s c [ b ] [ 1 1 : 6 ] ) | | ( i n t f . c a l _ r i s c == i n t f . I R 1 _ r i s c [ b
] [ 1 1 : 6 ] ) | | ( i n t f . r e t _ r i s c == i n t f . I R 1 _ r i s c [ b ] [ 1 1 : 6 ] ) )
96 PC_tmp = i n t f . PC ;
97 end
98 end
99 t = 4 ;
100
101 i r 3 _ t e m p = i n t f . IR3 ;
102 i r 2 _ t e m p = i n t f . IR2 ;
103 i n t f . I R 3 _ r i s c [ 0 ] = i r 3 _ t e m p ;
104 i n t f . I R 2 _ r i s c [ 0 ] = i r 2 _ t e m p ;
105
106 g = g +1;
107
108 f o r e v e r
109 @( posedge i n t f . c l k )
110 b e g i n
111
112 i n t f . R 0 _ r i s c [ j ] = i n t f . R [ 0 ] ;
113 i n t f . R 1 _ r i s c [ j ] = i n t f . R [ 1 ] ;
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114 i n t f . R 2 _ r i s c [ j ] = i n t f . R [ 2 ] ;
115 i n t f . R 3 _ r i s c [ j ] = i n t f . R [ 3 ] ;
116 i n t f . R 4 _ r i s c [ j ] = i n t f . R [ 4 ] ;
117 i n t f . R 5 _ r i s c [ j ] = i n t f . R [ 5 ] ;
118 i n t f . R 6 _ r i s c [ j ] = i n t f . R [ 6 ] ;
119 i n t f . R 7 _ r i s c [ j ] = i n t f . R [ 7 ] ;
120 i n t f . S R _ r i s c [ j ] = i n t f . SR ;
121 i n t f . P C _ r i s c [ j ] = i n t f . PC ;
122 i n t f . S P _ r i s c [ j ] = i n t f . SP ;
123
124 i n t f . I R 1 _ r i s c [ t ] = i n t f . IR1 ;
125 i n t f . I R 2 _ r i s c [ g ] = i n t f . IR2 ;
126 i n t f . I R 3 _ r i s c [ g ] = i n t f . IR3 ;
127
128 i n t f . DM_in_r isc [ j ] = i n t f . DM_in ;
129 i n t f . DM_out_r isc [ j ] = i n t f . DM_out ;
130
131
132 i f ( ( i n t f . l o a d _ r i s c == i n t f . I R 1 _ r i s c [ t ] [ 1 1 : 6 ] ) | | ( i n t f . s t _ r i s c
== i n t f . I R 1 _ r i s c [ t ] [ 1 1 : 6 ] ) | | ( i n t f . j m p _ r i s c == i n t f .
I R 1 _ r i s c [ t ] [ 1 1 : 6 ] ) | | ( i n t f . c a l _ r i s c == i n t f . I R 1 _ r i s c [ t
] [ 1 1 : 6 ] ) | | ( i n t f . r e t _ r i s c == i n t f . I R 1 _ r i s c [ t ] [ 1 1 : 6 ] ) )




136 / / c h e c k i n g f o r s t a l l s and a c c o r d i n g l y a d j u s t i n g match ing PC of
p r o c e s s o r and model f o r ma tch ing
137 i f ( occ == 0)
138 b e g i n
139 i f ( i n t f . l o a d _ r i s c == i n t f . I R 3 _ r i s c [ g−1 ] [ 1 1 : 6 ] )
140 b e g i n
141 n = n +1; occ = occ +1;
142 end
143 e l s e i f ( i n t f . s t _ r i s c == i n t f . I R 3 _ r i s c [ g−1 ] [ 1 1 : 6 ] )
144 b e g i n
145 n = 0 ; occ = occ +1;
146 end
147 e l s e i f ( i n t f . j m p _ r i s c == i n t f . I R 3 _ r i s c [ g−1 ] [ 1 1 : 6 ] )
148 b e g i n
149 n = 0 ; occ = occ +1;
150 end
151 e l s e i f ( i n t f . c a l _ r i s c == i n t f . I R 3 _ r i s c [ g−1 ] [ 1 1 : 6 ] )
152 b e g i n
153 n = 0 ; occ = occ +1;
154 end
155 e l s e i f ( i n t f . r e t _ r i s c == i n t f . I R 3 _ r i s c [ g−1 ] [ 1 1 : 6 ] )
156 b e g i n





161 e l s e
162 b e g i n
163 i f ( j m p _ f l a g == 0)
164 p r i n t _ f l a g = 0 ;
165 n = 0 ;
166 occ = 0 ;
167 end
168
169 i f ( ( ( i n t f . j m p _ r i s c == i n t f . I R 3 _ r i s c [ g−3 ] [ 1 1 : 6 ] ) | | ( i n t f .
l o a d _ r i s c == i n t f . I R 3 _ r i s c [ g−3 ] [ 1 1 : 6 ] ) | | ( i n t f . s t _ r i s c ==
i n t f . I R 3 _ r i s c [ g−3 ] [ 1 1 : 6 ] ) | | ( i n t f . c a l _ r i s c == i n t f . I R 3 _ r i s c [
g−3 ] [ 1 1 : 6 ] ) | | ( i n t f . r e t _ r i s c == i n t f . I R 3 _ r i s c [ g−3 ] [ 1 1 : 6 ] ) )
&& ( i n t f . I R 3 _ r i s c [ g−2 ] [ 1 1 : 6 ] == 6 ’ h3F ) )
170 b e g i n
171 j m p _ f l a g = 0 ;
172 j m p _ f l a g = j m p _ f l a g +1;
173 p r i n t _ f l a g = 1 ;
174 end
175
176 e l s e i f ( ( i n t f . r e t _ r i s c == i n t f . I R 3 _ r i s c [ g−2 ] [ 1 1 : 6 ] ) && ( i n t f .
I R 3 _ r i s c [ g−1 ] [ 1 1 : 6 ] == 6 ’ h3F ) )
177 b e g i n
178 j m p _ f l a g = 0 ;
179 j m p _ f l a g = j m p _ f l a g +1;
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180 p r i n t _ f l a g = 1 ;
181 end
182
183 e l s e
184 b e g i n
185 i f ( j m p _ f l a g == 1)
186 b e g i n
187 i f ( ( i n t f . l o a d _ r i s c == i n t f . I R 3 _ r i s c [ g ] [ 1 1 : 6 ] ) | | ( i n t f . s t _ r i s c
== i n t f . I R 3 _ r i s c [ g ] [ 1 1 : 6 ] ) | | ( i n t f . j m p _ r i s c == i n t f .
I R 3 _ r i s c [ g ] [ 1 1 : 6 ] ) | | ( i n t f . c a l _ r i s c == i n t f . I R 3 _ r i s c [ g
] [ 1 1 : 6 ] ) | | ( i n t f . r e t _ r i s c == i n t f . I R 3 _ r i s c [ g ] [ 1 1 : 6 ] ) )
188 j = PC_tmp−2;
189 e l s e i f ( ( ( i n t f . l o a d _ r i s c == i n t f . I R 2 _ r i s c [ g ] [ 1 1 : 6 ] ) | | ( i n t f .
s t _ r i s c == i n t f . I R 2 _ r i s c [ g ] [ 1 1 : 6 ] ) | | ( i n t f . j m p _ r i s c == i n t f .
I R 2 _ r i s c [ g ] [ 1 1 : 6 ] ) | | ( i n t f . c a l _ r i s c == i n t f . I R 2 _ r i s c [ g
] [ 1 1 : 6 ] ) | | ( i n t f . r e t _ r i s c == i n t f . I R 2 _ r i s c [ g ] [ 1 1 : 6 ] ) ) && (
i n t f . I R 2 _ r i s c [ g−1 ] [ 1 1 : 6 ] != 6 ’ h3F ) && ( i n t f . I R 2 _ r i s c [ g
−2 ] [ 1 1 : 6 ] == 6 ’ h3F ) )
190 j = PC_tmp−3;
191 e l s e
192 j = i n t f . PC−4;
193 j m p _ f l a g = 0 ;
194 p r i n t _ f l a g = 1 ;
195 end
196 e l s e
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197 b e g i n





203 i f ( p r i n t _ f l a g == 0)
204 b e g i n
205 / / p r i n t i n g t h e r e g i s t e r ( gen p u r p o s e and s t a t u s ) v a l u e s i n t h e
f i l e R . t
206 $ f w r i t e ( f i l e _ R , " %h , %h , %h ; . \ t " , j , i n t f . PC_pl [
m] , i n t f . PC_pl [m] ) ;
207 i f ( ( j != i n t f . PC_pl [m] ) )
208 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; PC_j= j ; f l a g =1; p r i n t _ c o n ; end
209
210 / / t o p r i n t t h e opcodes i n a f i l e ( i f t h e r e i s a PC e r r o r don t
p r i n t t h e n e x t i n s t r u c t i o n )
211 i f ( f l a g == 1)
212 $ f w r i t e ( f i l e _ T , " \ n " ) ;
213 e l s e
214 $ f w r i t e ( f i l e _ T , "%2h \ n " , i n t f . mem_array [ j ] [ 1 1 : 6 ] ) ;
215
216 $ f w r i t e ( f i l e _ R , "@%h : %h , %h , %h ; \ t " , j , i n t f . R 0 _ r i s c [ j ] , i n t f .
R0_ar r [ j +n ] , i n t f . R0_g [ k+n ] ) ; / / add f e a t u r e t h a t w i l l e n a b l e
m u l t i p l e s t a l l s
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217 i f ( ( i n t f . R 0 _ r i s c [ j ] != i n t f . R0_ar r [ j +n ] ) | | ( i n t f . R 0 _ r i s c [ j
] != i n t f . R0_g [ k+n ] ) | | ( ^ i n t f . R 0 _ r i s c [ j ] === 1 ’ bx ) )
218 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
219 i f ( ^ i n t f . R 0 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
220 p r i n t _ c o n ; end
221
222 $ f w r i t e ( f i l e _ R , " %h , %h , %h ; \ t " , i n t f . R 1 _ r i s c [ j
] , i n t f . R1_ar r [ j +n ] , i n t f . R1_g [ k+n ] ) ;
223 i f ( ( i n t f . R 1 _ r i s c [ j ] != i n t f . R1_ar r [ j +n ] ) | | ( i n t f . R 1 _ r i s c [ j
] != i n t f . R1_g [ k+n ] ) | | ( ^ i n t f . R 1 _ r i s c [ j ] === 1 ’ bx ) )
224 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
225 i f ( ^ i n t f . R 1 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
226 p r i n t _ c o n ; end
227
228 $ f w r i t e ( f i l e _ R , " %h , %h , %h ; \ t " , i n t f . R 2 _ r i s c [ j
] , i n t f . R2_ar r [ j +n ] , i n t f . R2_g [ k+n ] ) ;
229 i f ( ( i n t f . R 2 _ r i s c [ j ] != i n t f . R2_ar r [ j +n ] ) | | ( i n t f . R 2 _ r i s c [ j
] != i n t f . R2_g [ k+n ] ) | | ( ^ i n t f . R 2 _ r i s c [ j ] === 1 ’ bx ) )
230 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
231 i f ( ^ i n t f . R 2 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
232 p r i n t _ c o n ; end
233
234 $ f w r i t e ( f i l e _ R , " %h , %h , %h ; \ t " , i n t f . R 3 _ r i s c [ j
] , i n t f . R3_ar r [ j +n ] , i n t f . R3_g [ k+n ] ) ;
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235 i f ( ( i n t f . R 3 _ r i s c [ j ] != i n t f . R3_ar r [ j +n ] ) | | ( i n t f . R 3 _ r i s c [ j
] != i n t f . R3_g [ k+n ] ) | | ( ^ i n t f . R 3 _ r i s c [ j ] === 1 ’ bx ) )
236 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
237 i f ( ^ i n t f . R 3 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
238 p r i n t _ c o n ; end
239
240 $ f w r i t e ( f i l e _ R , " %h , %h , %h ; \ t " , i n t f . R 4 _ r i s c [ j
] , i n t f . R4_ar r [ j +n ] , i n t f . R4_g [ k+n ] ) ;
241 i f ( ( i n t f . R 4 _ r i s c [ j ] != i n t f . R4_ar r [ j +n ] ) | | ( i n t f . R 4 _ r i s c [ j
] != i n t f . R4_g [ k+n ] ) | | ( ^ i n t f . R 4 _ r i s c [ j ] === 1 ’ bx ) )
242 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
243 i f ( ^ i n t f . R 4 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
244 p r i n t _ c o n ; end
245
246 $ f w r i t e ( f i l e _ R , " %h , %h , %h ; \ t " , i n t f . R 5 _ r i s c [ j
] , i n t f . R5_ar r [ j +n ] , i n t f . R5_g [ k+n ] ) ;
247 i f ( ( i n t f . R 5 _ r i s c [ j ] != i n t f . R5_ar r [ j +n ] ) | | ( i n t f . R 5 _ r i s c [ j
] != i n t f . R5_g [ k+n ] ) | | ( ^ i n t f . R 5 _ r i s c [ j ] === 1 ’ bx ) )
248 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
249 i f ( ^ i n t f . R 5 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
250 p r i n t _ c o n ; end
251
252 $ f w r i t e ( f i l e _ R , " %h , %h , %h ; \ t " , i n t f . R 6 _ r i s c [ j
] , i n t f . R6_ar r [ j +n ] , i n t f . R6_g [ k+n ] ) ;
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253 i f ( ( i n t f . R 6 _ r i s c [ j ] != i n t f . R6_ar r [ j +n ] ) | | ( i n t f . R 6 _ r i s c [ j
] != i n t f . R6_g [ k+n ] ) | | ( ^ i n t f . R 6 _ r i s c [ j ] === 1 ’ bx ) )
254 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
255 i f ( ^ i n t f . R 6 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
256 p r i n t _ c o n ; end
257
258 $ f w r i t e ( f i l e _ R , " %h , %h , %h ; \ t " , i n t f . R 7 _ r i s c [ j
] , i n t f . R7_ar r [ j +n ] , i n t f . R7_g [ k+n ] ) ;
259 i f ( ( i n t f . R 7 _ r i s c [ j ] != i n t f . R7_ar r [ j +n ] ) | | ( i n t f . R 7 _ r i s c [ j
] != i n t f . R7_g [ k+n ] ) | | ( ^ i n t f . R 7 _ r i s c [ j ] === 1 ’ bx ) )
260 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; p =1;
261 i f ( ^ i n t f . R 7 _ r i s c [ j ] === 1 ’ bx ) f l agSR = 2 ;
262 p r i n t _ c o n ; end
263
264 $ f w r i t e ( f i l e _ R , " %h , %h , %h ; . \ t " , i n t f . S R _ r i s c [ j
] , i n t f . SR_arr [ j +n ] , i n t f . SR_g [ k+n ] ) ;
265 i f ( ( i n t f . S R _ r i s c [ j ] != i n t f . SR_arr [ j +n ] ) | | ( i n t f . S R _ r i s c [ j
] != i n t f . SR_g [ k+n ] ) | | ( ^ i n t f . S R _ r i s c [ j ] === 1 ’ bx ) )
266 b e g i n $ f w r i t e ( f i l e _ R , " * " ) ; f l agSR = ( f l agSR == 2) ? f l agSR : 1 ;
p r i n t _ c o n ; end
267
268
269 $ f w r i t e ( f i l e _ P , "@%h j=%h \ n " , k , j ) ;
270 k = k +1;
271 $ f w r i t e ( f i l e _ R , " \ n \ n " ) ;
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272 i f ( j != i n t f . PC_pl [m] )
273 b e g i n
274 $ f w r i t e ( f i l e _ Q , "@%h , p e r l = %h , t e s t b e n c h = %h \ n " , m, i n t f . PC_pl





279 j = j +1 ; g = g +1; t = t +1 ;
280 end
281 end
282 t a s k p r i n t _ c o n ;
283 b e g i n
284 f o r (w=4; w>=0; w=w−1)
285 b e g i n
286 i f ( (w == 0) && ( f l a g != 1) ) / / a l l e r r o r s e x c e p t PC e r r o r
287 b e g i n
288 i f ( f l agSR == 1)
289 $ d i s p l a y ( "A Mismatch Occur red S @%4h ! kxmRISC621_v " , i n t f .
PC_pl [m−w] ) ;
290 e l s e i f ( f l agSR == 2)
291 $ d i s p l a y ( "A Mismatch Occur red R @%4h ! kxmRISC621_v " , i n t f .
PC_pl [m−w] ) ;
292 e l s e
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293 $ d i s p l a y ( "A Mismatch Occur red @%4h ! kxmRISC621_v " , i n t f . PC_pl
[m−w] ) ;
294
295 $ d i s p l a y ( " \ tTime :% t ps \ n " , $ t ime ) ;
296
297 i f ( f l agSR == 1)
298 $ f w r i t e ( f i l e _ S , "A Mismatch Occur red S @%4h ! kxmRISC621_v " ,
i n t f . PC_pl [m−w] ) ;
299 e l s e i f ( f l agSR == 2)
300 $ f w r i t e ( f i l e _ S , "A Mismatch Occur red R @%4h ! kxmRISC621_v " ,
i n t f . PC_pl [m−w] ) ;
301 e l s e
302 $ f w r i t e ( f i l e _ S , "A Mismatch Occur red @%4h ! kxmRISC621_v " , i n t f
. PC_pl [m−w] ) ;
303
304 $ f w r i t e ( f i l e _ S , " \ tTime :% t ps \ n " , $ t ime ) ;
305
306
307 p = 0 ;
308 end
309 i f ( (w == 0) && ( f l a g == 1) ) / / when PC e r r o r i s p r e s e n t
310 b e g i n
311 $ d i s p l a y ( "A Mismatch Occur red PC @%4h ! kxmRISC621_v " , i n t f .
PC_pl [m−w] ) ;
312 $ d i s p l a y ( " Time :% t ps \ n " , $ t ime ) ;
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313
314 $ f w r i t e ( f i l e _ S , "A Mismatch Occur red PC @%4h ! kxmRISC621_v " ,
i n t f . PC_pl [m−w] ) ;
315 $ f w r i t e ( f i l e _ S , " Time :% t ps \ n " , $ t ime ) ;
316
317 i f ( i n t f . mem_array [ j ] [ 1 1 : 6 ] == i n t f . r e t _ r i s c ) b e g i n
318 $ d i s p l a y ( " I n s t r u c t i o n @%4h : %h " , i n t f . PC_pl [m−1] , i n t f .
mem_array [ j ] ) ;
319 $ f w r i t e ( f i l e _ S , " I n s t r u c t i o n @%4h : %h \ n " , i n t f . PC_pl [m−1] ,
i n t f . mem_array [ j ] ) ; end
320 e l s e b e g i n
321 $ d i s p l a y ( " I n s t r u c t i o n @%4h : %h " , i n t f . PC_pl [m−2] , i n t f .
mem_array [ j −1]) ;
322 $ f w r i t e ( f i l e _ S , " I n s t r u c t i o n @%4h : %h \ n " , i n t f . PC_pl [m−2] ,
i n t f . mem_array [ j −1]) ; end
323
324 $ d i s p l a y ( "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−" ) ;
325 $ d i s p l a y ( " P r o c e s s o r Model G e n e r a t o r \ n " ) ;
326
327
328 $ f w r i t e ( f i l e _ S , "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\n " ) ;
329 $ f w r i t e ( f i l e _ S , " P r o c e s s o r Model G e n e r a t o r \ n " ) ;
330
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331 j = i n t f . PC_pl [m−w ] ;
332 $ d i s p l a y ( "PC %4h %h %h * " , PC_j , i n t f . PC_pl [m−w] , i n t f . PC_pl
[m−w] ) ;
333 $ f w r i t e ( f i l e _ S , "PC %4h %h %h * \ n " , PC_j , i n t f . PC_pl [m−w] ,
i n t f . PC_pl [m−w] ) ;
334 $ d i s p l a y ( "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−" ) ;
335 $ f w r i t e ( f i l e _ S , "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\n " ) ;
336 $ d i s p l a y ( " \ n " ) ;
337 $ f w r i t e ( f i l e _ S , " \ n " ) ;
338 p = 0 ;
339 $ f i n i s h ;
340 end
341
342 j = i n t f . PC_pl [m−w ] ;
343 $ d i s p l a y ( " \ t I n s t r u c t i o n @%4h : %h " , i n t f . PC_pl [m−w] , i n t f .
mem_array [ j ] ) ;
344 $ d i s p l a y ( "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−" ) ;
345 $ d i s p l a y ( " P r o c e s s o r Model G e n e r a t o r \ n " ) ;
346
347 $ f w r i t e ( f i l e _ S , " \ t I n s t r u c t i o n @%4h : %h \ n " , i n t f . PC_pl [m−w] ,
i n t f . mem_array [ j ] ) ;
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348 $ f w r i t e ( f i l e _ S , "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\n " ) ;
349 $ f w r i t e ( f i l e _ S , " P r o c e s s o r Model G e n e r a t o r \ n " ) ;
350
351 i f ( ( i n t f . mem_array [ j ] [ 1 1 : 6 ] == i n t f . l o a d _ r i s c ) && ( ( i n t f .
mem_array [ j −1 ] [ 1 1 : 6 ] ! = i n t f . c a l _ r i s c ) && ( i n t f . mem_array [ j
−1 ] [ 1 1 : 6 ] ! = i n t f . j m p _ r i s c ) && ( i n t f . mem_array [ j −1 ] [ 1 1 : 6 ] ! = i n t f
. s t _ r i s c ) && ( i n t f . mem_array [ j −1 ] [ 1 1 : 6 ] ! = i n t f . l o a d _ r i s c ) ) | |
( ( j ==0) && ( i n t f . mem_array [ j ] [ 1 1 : 6 ] == i n t f . l o a d _ r i s c ) ) )
352 n =1; e l s e n =0;
353
354 i f ( ( i n t f . R 0 _ r i s c [ j ] != i n t f . R0_ar r [ j +n ] ) | | ( i n t f . R 0 _ r i s c [ j ]
!= i n t f . R0_g [ k+n−w] ) | | ( ^ i n t f . R 0 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
355 $ d i s p l a y ( "R0 %h %h %h * " , i n t f . R 0 _ r i s c [ j ] , i n t f . R0_ar r [ j +n
] , i n t f . R0_g [ k+n−w] ) ;
356 $ f w r i t e ( f i l e _ S , "R0 %h %h %h * \ n " , i n t f . R 0 _ r i s c [ j ] , i n t f .
R0_ar r [ j +n ] , i n t f . R0_g [ k+n−w] ) ; end
357
358 e l s e b e g i n
359 $ d i s p l a y ( "R0 %h %h %h " , i n t f . R 0 _ r i s c [ j ] , i n t f . R0_ar r [ j +n ] ,
i n t f . R0_g [ k+n−w] ) ;
360 $ f w r i t e ( f i l e _ S , "R0 %h %h %h \ n " , i n t f . R 0 _ r i s c [ j ] , i n t f .
R0_ar r [ j +n ] , i n t f . R0_g [ k+n−w] ) ; end
361
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362 i f ( ( i n t f . R 1 _ r i s c [ j ] != i n t f . R1_ar r [ j +n ] ) | | ( i n t f . R 1 _ r i s c [ j ]
!= i n t f . R1_g [ k+n−w] ) | | ( ^ i n t f . R 1 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
363 $ d i s p l a y ( "R1 %h %h %h * " , i n t f . R 1 _ r i s c [ j ] , i n t f . R1_ar r [ j +n
] , i n t f . R1_g [ k+n−w] ) ;
364 $ f w r i t e ( f i l e _ S , "R1 %h %h %h * \ n " , i n t f . R 1 _ r i s c [ j ] , i n t f .
R1_ar r [ j +n ] , i n t f . R1_g [ k+n−w] ) ; end
365
366 e l s e b e g i n
367 $ d i s p l a y ( "R1 %h %h %h " , i n t f . R 1 _ r i s c [ j ] , i n t f . R1_ar r [ j +n ] ,
i n t f . R1_g [ k+n−w] ) ;
368 $ f w r i t e ( f i l e _ S , "R1 %h %h %h \ n " , i n t f . R 1 _ r i s c [ j ] , i n t f .
R1_ar r [ j +n ] , i n t f . R1_g [ k+n−w] ) ; end
369
370 i f ( ( i n t f . R 2 _ r i s c [ j ] != i n t f . R2_ar r [ j +n ] ) | | ( i n t f . R 2 _ r i s c [ j ]
!= i n t f . R2_g [ k+n−w] ) | | ( ^ i n t f . R 2 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
371 $ d i s p l a y ( "R2 %h %h %h * " , i n t f . R 2 _ r i s c [ j ] , i n t f . R2_ar r [ j +n
] , i n t f . R2_g [ k+n−w] ) ;
372 $ f w r i t e ( f i l e _ S , "R2 %h %h %h * \ n " , i n t f . R 2 _ r i s c [ j ] , i n t f .
R2_ar r [ j +n ] , i n t f . R2_g [ k+n−w] ) ; end
373
374 e l s e b e g i n
375 $ d i s p l a y ( "R2 %h %h %h " , i n t f . R 2 _ r i s c [ j ] , i n t f . R2_ar r [ j +n ] ,
i n t f . R2_g [ k+n−w] ) ;
376 $ f w r i t e ( f i l e _ S , "R2 %h %h %h \ n " , i n t f . R 2 _ r i s c [ j ] , i n t f .
R2_ar r [ j +n ] , i n t f . R2_g [ k+n−w] ) ; end
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377
378 i f ( ( i n t f . R 3 _ r i s c [ j ] != i n t f . R3_ar r [ j +n ] ) | | ( i n t f . R 3 _ r i s c [ j ]
!= i n t f . R3_g [ k+n−w] ) | | ( ^ i n t f . R 3 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
379 $ d i s p l a y ( "R3 %h %h %h * " , i n t f . R 3 _ r i s c [ j ] , i n t f . R3_ar r [ j +n
] , i n t f . R3_g [ k+n−w] ) ;
380 $ f w r i t e ( f i l e _ S , "R3 %h %h %h * \ n " , i n t f . R 3 _ r i s c [ j ] , i n t f .
R3_ar r [ j +n ] , i n t f . R3_g [ k+n−w] ) ; end
381
382 e l s e b e g i n
383 $ d i s p l a y ( "R3 %h %h %h " , i n t f . R 3 _ r i s c [ j ] , i n t f . R3_ar r [ j +n ] ,
i n t f . R3_g [ k+n−w] ) ;
384 $ f w r i t e ( f i l e _ S , "R3 %h %h %h \ n " , i n t f . R 3 _ r i s c [ j ] , i n t f .
R3_ar r [ j +n ] , i n t f . R3_g [ k+n−w] ) ; end
385
386 i f ( ( i n t f . R 4 _ r i s c [ j ] != i n t f . R4_ar r [ j +n ] ) | | ( i n t f . R 4 _ r i s c [ j ]
!= i n t f . R4_g [ k+n−w] ) | | ( ^ i n t f . R 4 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
387 $ d i s p l a y ( "R4 %h %h %h * " , i n t f . R 4 _ r i s c [ j ] , i n t f . R4_ar r [ j +n
] , i n t f . R4_g [ k+n−w] ) ;
388 $ f w r i t e ( f i l e _ S , "R4 %h %h %h * \ n " , i n t f . R 4 _ r i s c [ j ] , i n t f .
R4_ar r [ j +n ] , i n t f . R4_g [ k+n−w] ) ; end
389
390 e l s e b e g i n
391 $ d i s p l a y ( "R4 %h %h %h " , i n t f . R 4 _ r i s c [ j ] , i n t f . R4_ar r [ j +n ] ,
i n t f . R4_g [ k+n−w] ) ;
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392 $ f w r i t e ( f i l e _ S , "R4 %h %h %h \ n " , i n t f . R 4 _ r i s c [ j ] , i n t f .
R4_ar r [ j +n ] , i n t f . R4_g [ k+n−w] ) ; end
393
394 i f ( ( i n t f . R 5 _ r i s c [ j ] != i n t f . R5_ar r [ j +n ] ) | | ( i n t f . R 5 _ r i s c [ j ]
!= i n t f . R5_g [ k+n−w] ) | | ( ^ i n t f . R 5 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
395 $ d i s p l a y ( "R5 %h %h %h * " , i n t f . R 5 _ r i s c [ j ] , i n t f . R5_ar r [ j +n
] , i n t f . R5_g [ k+n−w] ) ;
396 $ f w r i t e ( f i l e _ S , "R5 %h %h %h * \ n " , i n t f . R 5 _ r i s c [ j ] , i n t f .
R5_ar r [ j +n ] , i n t f . R5_g [ k+n−w] ) ; end
397
398 e l s e b e g i n
399 $ d i s p l a y ( "R5 %h %h %h " , i n t f . R 5 _ r i s c [ j ] , i n t f . R5_ar r [ j +n ] ,
i n t f . R5_g [ k+n−w] ) ;
400 $ f w r i t e ( f i l e _ S , "R5 %h %h %h \ n " , i n t f . R 5 _ r i s c [ j ] , i n t f .
R5_ar r [ j +n ] , i n t f . R5_g [ k+n−w] ) ; end
401
402 i f ( ( i n t f . R 6 _ r i s c [ j ] != i n t f . R6_ar r [ j +n ] ) | | ( i n t f . R 6 _ r i s c [ j ]
!= i n t f . R6_g [ k+n−w] ) | | ( ^ i n t f . R 6 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
403 $ d i s p l a y ( "R6 %h %h %h * " , i n t f . R 6 _ r i s c [ j ] , i n t f . R6_ar r [ j +n
] , i n t f . R6_g [ k+n−w] ) ;
404 $ f w r i t e ( f i l e _ S , "R6 %h %h %h * \ n " , i n t f . R 6 _ r i s c [ j ] , i n t f .
R6_ar r [ j +n ] , i n t f . R6_g [ k+n−w] ) ; end
405
406 e l s e b e g i n
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407 $ d i s p l a y ( "R6 %h %h %h " , i n t f . R 6 _ r i s c [ j ] , i n t f . R6_ar r [ j +n ] ,
i n t f . R6_g [ k+n−w] ) ;
408 $ f w r i t e ( f i l e _ S , "R6 %h %h %h \ n " , i n t f . R 6 _ r i s c [ j ] , i n t f .
R6_ar r [ j +n ] , i n t f . R6_g [ k+n−w] ) ; end
409
410 i f ( ( i n t f . R 7 _ r i s c [ j ] != i n t f . R7_ar r [ j +n ] ) | | ( i n t f . R 7 _ r i s c [ j ]
!= i n t f . R7_g [ k+n−w] ) | | ( ^ i n t f . R 7 _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
411 $ d i s p l a y ( "R7 %h %h %h * " , i n t f . R 7 _ r i s c [ j ] , i n t f . R7_ar r [ j +n
] , i n t f . R7_g [ k+n−w] ) ;
412 $ f w r i t e ( f i l e _ S , "R7 %h %h %h * \ n " , i n t f . R 7 _ r i s c [ j ] , i n t f .
R7_ar r [ j +n ] , i n t f . R7_g [ k+n−w] ) ; end
413
414 e l s e b e g i n
415 $ d i s p l a y ( "R7 %h %h %h " , i n t f . R 7 _ r i s c [ j ] , i n t f . R7_ar r [ j +n ] ,
i n t f . R7_g [ k+n−w] ) ;
416 $ f w r i t e ( f i l e _ S , "R7 %h %h %h \ n " , i n t f . R 7 _ r i s c [ j ] , i n t f .
R7_ar r [ j +n ] , i n t f . R7_g [ k+n−w] ) ; end
417
418 / / a s s i g n i n g t h e i n d i v i d u a l s t a t u s b i t s t o a v a r i a b l e and t o
d i s p l a y
419 s t 1 = i n t f . S R _ r i s c [ j ] [ 1 1 ] ; s t 2 = i n t f . S R _ r i s c [ j ] [ 1 0 ] ; s t 3 =
i n t f . S R _ r i s c [ j ] [ 9 ] ; s t 4 = i n t f . S R _ r i s c [ j ] [ 8 ] ;
420 s t p 1 = i n t f . SR_g [ k+n−w ] [ 1 1 ] ; s t p 2 = i n t f . SR_g [ k+n−w ] [ 1 0 ] ; s t p 3
= i n t f . SR_g [ k+n−w ] [ 9 ] ; s t p 4 = i n t f . SR_g [ k+n−w ] [ 8 ] ;
421
V.7 Test 301
422 i f ( ( i n t f . S R _ r i s c [ j ] != i n t f . SR_arr [ j +n ] ) | | ( i n t f . S R _ r i s c [ j ]
!= i n t f . SR_g [ k+n−w] ) | | ( ^ i n t f . S R _ r i s c [ j ] === 1 ’ bx ) ) b e g i n
423 $ d i s p l a y ( "SR %h %h %h * " , i n t f . S R _ r i s c [ j ] , i n t f . SR_arr [ j +n
] , i n t f . SR_g [ k+n−w] ) ;
424 $ f w r i t e ( f i l e _ S , "SR %h %h %h * \ n " , i n t f . S R _ r i s c [ j ] , i n t f .
SR_arr [ j +n ] , i n t f . SR_g [ k+n−w] ) ; end
425
426 e l s e b e g i n
427 $ d i s p l a y ( "SR %h %h %h " , i n t f . S R _ r i s c [ j ] , i n t f . SR_arr [ j +n ] ,
i n t f . SR_g [ k+n−w] ) ;
428 $ f w r i t e ( f i l e _ S , "SR %h %h %h \ n " , i n t f . S R _ r i s c [ j ] , i n t f .
SR_arr [ j +n ] , i n t f . SR_g [ k+n−w] ) ; end
429
430 $ d i s p l a y ( "PC %3h %h %h " , j , i n t f . PC_pl [m−w] , i n t f . PC_pl [m−w
] ) ;
431 $ f w r i t e ( f i l e _ S , "PC %3h %h %h \ n " , j , i n t f . PC_pl [m−w] , i n t f .
PC_pl [m−w] ) ;
432
433 i f ( ( i n t f . S R _ r i s c [ j ] != i n t f . SR_arr [ j +n ] ) | | ( i n t f . S R _ r i s c [ j ]
!= i n t f . SR_g [ k+n−w] ) | | ( ^ i n t f . S R _ r i s c [ j ] === 1 ’ bx ) )
434 b e g i n
435 $ d i s p l a y ( " S t a t u s B i t s ( p r o c e s s o r ) : SR=%h ; C=%d , N=%d , V=%d , Z
=%d " , i n t f . S R _ r i s c [ j−w] , s t 1 , s t 2 , s t 3 , s t 4 ) ;
436 $ d i s p l a y ( " S t a t u s B i t s ( e x p e c t e d ) : SR=%4h ; C=%d , N=%d , V=%d , Z
=%d " , i n t f . SR_g [ k+n−w] , s tp1 , s tp2 , s tp3 , s t p 4 ) ;
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437 $ f w r i t e ( f i l e _ S , " S t a t u s B i t s ( p r o c e s s o r ) : SR=%h ; C=%d , N=%d , V
=%d , Z=%d \ n " , i n t f . S R _ r i s c [ j−w] , s t 1 , s t 2 , s t 3 , s t 4 ) ;
438 $ f w r i t e ( f i l e _ S , " S t a t u s B i t s ( e x p e c t e d ) : SR=%4h ; C=%d , N=%d , V
=%d , Z=%d \ n " , i n t f . SR_g [ k+n−w] , s tp1 , s tp2 , s tp3 , s t p 4 ) ;
439 end
440 e l s e b e g i n
441 $ d i s p l a y ( " S t a t u s B i t s : C=%d , N=%d , V=%d , Z=%d " , s t 1 , s t 2 , s t 3 , s t 4
) ;
442 $ f w r i t e ( f i l e _ S , " S t a t u s B i t s : C=%d , N=%d , V=%d , Z=%d \ n " , s t 1 ,
s t 2 , s t 3 , s t 4 ) ; end
443
444 $ d i s p l a y ( "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\n \ n " )
;
445 $ f w r i t e ( f i l e _ S , "
−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−\n \ n " )
;
446 end
447 $ f i n i s h ;
448 end
449 e n d t a s k
450
451 i n i t i a l
452 #23000 $ f i n i s h ;
453
V.7 Test 303
454 endmodule
